{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T05:05:21Z","timestamp":1725167121357},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.23919\/springsim.2019.8732862","type":"proceedings-article","created":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T01:18:07Z","timestamp":1560215887000},"source":"Crossref","is-referenced-by-count":20,"title":["Gem5-X: A Gem5-Based System Level Simulation Framework to Optimize Many-Core Platforms"],"prefix":"10.23919","author":[{"given":"Yasir Mahmood","family":"Qureshi","sequence":"first","affiliation":[]},{"given":"William Andrew","family":"Simon","sequence":"additional","affiliation":[]},{"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[]},{"given":"Katzalin","family":"Olcoz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317979"},{"key":"ref31","first-page":"1","article-title":"A Fast, Reliable and Wide-VoltageRange In-Memory Computing Architecture","author":"simon","year":"2019","journal-title":"DAC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258143"},{"key":"ref35","year":"2016","journal-title":"Cortex-A53 - Microarchitectures - ARM"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2964284.2973796"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref13","author":"frumusanu","year":"2015","journal-title":"Cortex A53 - Performance and Power"},{"key":"ref14","author":"frumusanu","year":"2015","journal-title":"Cortex A57 - Performance and Power"},{"key":"ref15","year":"2011","journal-title":"gperftools"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054914"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref18","first-page":"312","article-title":"The Concurrency Challenge","author":"w -m","year":"2008","journal-title":"IEEE Des Test"},{"key":"ref19","first-page":"1009","article-title":"A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory","author":"jeloka","year":"2016","journal-title":"JSSC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106988"},{"key":"ref4","year":"2015","journal-title":"ARM Versatile Express Juno r2 Development Platform"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341994"},{"key":"ref3","year":"2013","journal-title":"big LITTLE Technology Moves Towards Fully Heterogeneous Global Task Scheduling"},{"key":"ref6","year":"2018","journal-title":"ARM Compute Library Framework"},{"key":"ref29","year":"2018","journal-title":"Global Internet Phenomena Report"},{"key":"ref5","year":"2017","journal-title":"ARM Architecture Reference Manual"},{"key":"ref8","article-title":"Cortex-A57 extends ARM’s Reach High-End 64-bit CPU Strives for Servers","author":"bolaria","year":"2012","journal-title":"Microprocessor Report"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3641638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.20"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref20","article-title":"Cortex-A53 is ARM’s Next Little Thing New CPU Core Brings 64 Bits to Big.Little, Mobile","author":"krewell","year":"2012","journal-title":"Microprocessor Report"},{"key":"ref22","author":"labs","year":"2018","journal-title":"Plan 9 from Bell Labs"},{"key":"ref21","first-page":"1097","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref23","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"ISSCC"},{"key":"ref26","year":"2017","journal-title":"Virtio"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"}],"event":{"name":"2019 Spring Simulation Conference (SpringSim)","location":"Tucson, AZ, USA","start":{"date-parts":[[2019,4,29]]},"end":{"date-parts":[[2019,5,2]]}},"container-title":["2019 Spring Simulation Conference (SpringSim)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8728125\/8732845\/08732862.pdf?arnumber=8732862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T23:30:52Z","timestamp":1562023852000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8732862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":35,"URL":"https:\/\/doi.org\/10.23919\/springsim.2019.8732862","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}
