{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T19:15:53Z","timestamp":1648581353571},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transfun.e98.a.466","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:08:27Z","timestamp":1422742107000},"page":"466-475","source":"Crossref","is-referenced-by-count":5,"title":["An All-Digital Reconfigurable Time-Domain ADC for Low-Voltage Sensor Interface in 65nm CMOS Technology"],"prefix":"10.1587","volume":"E98.A","author":[{"given":"Yu","family":"HOU","sequence":"first","affiliation":[{"name":"Department of Physical Electronics, TokyoInstitute of Technology"}]},{"given":"Takamoto","family":"WATANABE","sequence":"additional","affiliation":[{"name":"DENSO CORPORATION"}]},{"given":"Masaya","family":"MIYAHARA","sequence":"additional","affiliation":[{"name":"Department of Physical Electronics, TokyoInstitute of Technology"}]},{"given":"Akira","family":"MATSUZAWA","sequence":"additional","affiliation":[{"name":"Department of Physical Electronics, TokyoInstitute of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Marek, \u201cMEMS for automotive and consumer electronics,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.4-12, Feb. 2010.","DOI":"10.1109\/ISSCC.2010.5434066"},{"key":"2","unstructured":"[2] R.F. Yazicioglu, T. Torfs, J. Penders, I. Romero, H. Kim, P. Merken, B. Gyselinckx, H.J. Yoo, and C. Van Hoof, \u201cUltra-low-power wearable biopotential sensor nodes,\u201d Proc. Int. Conf. IEEE EMBS, pp.3205-3208, Sept. 2009."},{"key":"3","unstructured":"[3] G.Y. Jeong and K.H. Yu, \u201cDesign of ambulatory ECG monitoring system to detect ST pattern change,\u201d Int. Joint Conf. SICE-ICASE, pp.5873-5877, Oct. 2006."},{"key":"4","unstructured":"[4] M. Elzakker, E. Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, \u201cA 10-bit charge-redistribution ADC consuming 1.9\u00b5W at 1MS\/s,\u201d IEEE J. Solid-State Circuits, vol.45, no.5, pp.1007-1015, May 2010."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, \u201cA 0.5V 1.1MS\/s 6.3fJ\/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS,\u201d Proc. IEEE Symp. VLSI Circutis, pp.262-263, June 2011.","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Watanabe, T. Mizuno, and Y. Makino, \u201cAn all-digital analog-to-digital converter with 12-\u00b5V\/LSB using moving-average filtering,\u201d IEEE J. Solid-State Circuits, vol.38, no.1, pp.120-125, Jan. 2003.","DOI":"10.1109\/JSSC.2002.806263"},{"key":"7","unstructured":"[7] T. Watanabe and T. Terasawa, \u201cA 0.0027mm2<\/sup> 9.5bit 50MS\/s all-digital A\/D converter TAD in 65nm digital CMOS,\u201d Proc. 16th IEEE ICECS, pp.271-274, 2009."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Watanabe and T. Terasawa, \u201cAn all-digital A\/D converter TAD with 4-shift-clock construction for sensor interface in 0.65\u00b5m CMOS,\u201d Proc. 36th IEEE European Solid-State Circuits Conf, pp.178-181, 2010.","DOI":"10.1109\/ESSCIRC.2010.5619900"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Watanabe and S. Yamaguchi, \u201cAn all-digital PLL for frequency Multiplication by 4-1022 with seven-cycle lock time,\u201d IEEE J. Solid-State Circuits, vol.38, no.2, pp.198-204, Feb. 2003.","DOI":"10.1109\/JSSC.2002.807405"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Masuda, T. Watanabe, S. Yamauchi, and T. Terasawa, \u201cAll-digital quadrature detection with TAD for radio-controlled clocks\/watches,\u201d IEEE Trans. Circuits Syst. I, vol.56, no.2, pp.285-293, Feb. 2009.","DOI":"10.1109\/TCSI.2008.925950"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] F. Opteynde, \u201cA maximally-digital radio receiver front-end,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.450-451, Feb. 2010.","DOI":"10.1109\/ISSCC.2010.5433952"},{"key":"12","unstructured":"[12] S. Tajima, Y. Okuda, T. Watanabe, H. Aoyama, M. Yamamot, and T. Uchiyama, \u201cHigh resolution magneto-impedance sensor with TAD for low noise signal processing,\u201d IEEE Int. Magnetics Conf., pp.1173-1174, 2014."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T. Terasawa and T. Watanabe, \u201cElectrostatically levitated ring-shaped rotational-gyro\/accelerometer using all-digital OFDM detection with TAD,\u201d Proc. IEEE SENSORS, pp.530-533, 2012.","DOI":"10.1109\/ICSENS.2012.6411037"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Watanabe and H. Isomura, \u201cAll-digital ADC\/TDC using TAD architecture for highly-durable time-measurement ASIC,\u201d IEEE Int. Symp. Circuits and Systmes, pp.674-677, 2014.","DOI":"10.1109\/ISCAS.2014.6865225"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Kim, T.K. Jang, Y.G. Yoon, and S.H. Cho, \u201cAnalysis and design of voltage-controlled oscillator based analog-to-digital converter,\u201d IEEE Trans. Circuits Syst. I, vol.57, no.1, pp.18-30, Jan. 2010.","DOI":"10.1109\/TCSI.2009.2018928"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] G. Li, Y. Tousi, A. Hassibi, and E. Afshari, \u201cDelay-line-based analog-to-digital converters,\u201d IEEE Trans. Circuits Syst. II, vol.56, no.6, pp.464-468, June 2009.","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Abidi, \u201cPhase noise and jitter in CMOS ring oscillators,\u201d IEEE J. Solid-State Circuits, vol.41, no.8, pp.1803-1816, Aug. 2006.","DOI":"10.1109\/JSSC.2006.876206"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A. Homayoun and B. Razavi, \u201cRelation between delay line phase noise and ring oscillator phase noise,\u201d IEEE J. Solid-State Circuits, vol.49, no.2, pp.384-391, Feb. 2014.","DOI":"10.1109\/JSSC.2013.2289893"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.K. Gupta, K. Nagaraj, and T.R. Viswanathan, \u201cA Two-Stage ADC Architecture With VCO-Based Second Stage,\u201d IEEE Trans. Circuits Syst. II, vol.58, no.11, pp.734-738, Nov. 2011.","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"20","unstructured":"[20] H. Farkhani, M.M. Nejad, and M. Sachdev, \u201cA fully digital ADC using a new delay element with enhanced linearity,\u201d IEEE Int. Symp. Circuits and Systmes, pp.2406-2409, 2008."},{"key":"21","unstructured":"[21] H.C. Hor and L. Siek, \u201cK-locked-loop and its application in Time Mode ADC,\u201d Proc. 12th ISIC, pp.101-104, 2009."},{"key":"22","unstructured":"[22] S. Rao, K. Reddy, B. Young, and P.K. Hanumolu, \u201cA 4.1mW 12-bit ENOB, 5MHz BW, VCO-based ADC with on-chip deterministic digital background calibration in 90nm CMOS,\u201d Proc. IEEE Symp. VLSI Circutis, pp.C68-C69, June 2013."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Yip and A.P. Chandrakasan, \u201cA resolution-reconfigurable 5-to-10b 0.4V-to-1V power scalable SAR ADC for sensor applications,\u201d IEEE J. Solid-State Circuits, vol.48, no.6, pp.1453-1464, June 2013.","DOI":"10.1109\/JSSC.2013.2254551"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Harpe, \u201cA 30fJ\/conversion-step 8b 0-to-10MS\/s asynchronous SAR ADC in 90nm CMOS,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.531-533, Feb. 2010.","DOI":"10.1109\/ISSCC.2010.5433967"},{"key":"25","unstructured":"[25] Y.J. Chen and C.C. Hsieh, \u201cA 0.4V 2.02fJ\/conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90nm CMOS,\u201d Proc. IEEE Symp. VLSI Circutis, pp.35-36, 2014."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] T. Oh, H. Venkatram, and U.K. Moon, \u201cA time-based pipelined ADC using both voltage and time domain information,\u201d IEEE J. Solid-State Circuits, vol.49, no.4, pp.961-971, April 2014.","DOI":"10.1109\/JSSC.2013.2293019"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Miyahara, I. Mano, M. Nakayama, K. Okada, and A. Matsuzawa, \u201cA 2.2GS\/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.542-544, 2014.","DOI":"10.1109\/ISSCC.2014.6757482"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E98.A\/2\/E98.A_466\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T11:46:14Z","timestamp":1566301574000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E98.A\/2\/E98.A_466\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"http:\/\/dx.doi.org\/10.1587\/transfun.e98.a.466","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}
