{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:53:40Z","timestamp":1648673620456},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.1801","type":"journal-article","created":{"date-parts":[[2011,11,10]],"date-time":"2011-11-10T06:35:57Z","timestamp":1320906957000},"page":"1801-1807","source":"Crossref","is-referenced-by-count":7,"title":["An ultra low power and low complexity all digital PLL with a high resolution digitally controlled oscillator"],"prefix":"10.1587","volume":"8","author":[{"given":"Arash","family":"Abadian","sequence":"first","affiliation":[{"name":"Tarbiat Modares University Faculty of Electrical and Computer Engineering"}]},{"given":"Mojtaba","family":"Lotfizad","sequence":"additional","affiliation":[{"name":"Tarbiat Modares University Faculty of Electrical and Computer Engineering"}]},{"given":"M.B.","family":"Ghaznavi-Ghoushchi","sequence":"additional","affiliation":[{"name":"School of Engineering, Shahed University"}]},{"given":"Nasser Erfani","family":"Majd","sequence":"additional","affiliation":[{"name":"Tarbiat Modares University Faculty of Electrical and Computer Engineering"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] I. Hwang, S. Lee, S. Lee, and S. Kim, “A digitally controlled phase locked loop with fast locking scheme for clock synthesis application,” ISSCC Digest of Tech. Papers<\/i>, San Francisco, USA, doi: 10.1109\/ISSCC.2000.839734, pp. 168-169, Feb. 2000.","DOI":"10.1109\/ISSCC.2000.839734"},{"key":"2","unstructured":"[2] J. Zhao and Y. Kim, “A Novel All-Digital Phase-Locked Loop with Ultra Fast Frequency and Phase Acquisition,” 52nd IEEE Intl. Midwest Symposium on Circuits and Systems<\/i>, Cancun, Mexico, doi: 10.1109\/MWSCAS.2009.236048, pp. 487-490, Aug. 2009."},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.12.029"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"5","unstructured":"[5] H. Eisenreich, C. Mayr, S. Henker, M. Wickert, and R. Schüffny, “A novel ADPLL design using successive approximation frequency control,” Microelectronics J.<\/i>, vol. 40, no. 11, pp. 1613-1622, Nov. 2009."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Wu, W. Shen, W. Wang, and A. Wu, “A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm,” IEEE Trans. Circuits and Syst. II, Exp. Briefs<\/i>, vol. 57, no. 6, pp. 430-434, June 2010.","DOI":"10.1109\/TCSII.2010.2048358"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Abadian, M. Lotfizad, N. E. Majd, M. B. Ghaznavi-Ghoushchi, and H. Mirzaie, “A new low-power and low complexity all digital PLL (ADPLL) in 180nm and 32nm,” ICECS 17th IEEE International Conference<\/i>, Athen, Greece, doi: 10.1109\/ICECS.2010.5724514, pp. 305-310, Dec. 2010.","DOI":"10.1109\/ICECS.2010.5724514"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/21\/8_21_1801\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:09:19Z","timestamp":1619208559000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/21\/8_21_1801\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":7,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2011]]}},"URL":"http:\/\/dx.doi.org\/10.1587\/elex.8.1801","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}
