{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:01:32Z","timestamp":1725703292799},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567940","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"178-179","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["ViraEye"],"prefix":"10.1145","author":[{"given":"Yu","family":"Zhang","sequence":"first","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}]},{"given":"Tao","family":"He","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}]},{"given":"Qian","family":"Huang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"volume-title":"Stereoengine: An FPGA-based accelerator for real-time high-quality stereo estimation with binary neural network","year":"2020","author":"Gang Chen","key":"e_1_3_2_1_1_1","unstructured":"Gang Chen et al. 2020 . Stereoengine: An FPGA-based accelerator for real-time high-quality stereo estimation with binary neural network . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2020). Gang Chen et al. 2020. Stereoengine: An FPGA-based accelerator for real-time high-quality stereo estimation with binary neural network. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020)."},{"volume-title":"IEEE International Solid - State Circuits Conference(ISSCC).","author":"Sungpill","key":"e_1_3_2_1_2_1","unstructured":"Sungpill Choi et al. 2018. A 9.02mW CNN-stereo-based real-time 3D hand-gesture recognition processor for smart mobile devices . In IEEE International Solid - State Circuits Conference(ISSCC). Sungpill Choi et al. 2018. A 9.02mW CNN-stereo-based real-time 3D hand-gesture recognition processor for smart mobile devices. In IEEE International Solid - State Circuits Conference(ISSCC)."},{"key":"e_1_3_2_1_3_1","unstructured":"Kyuho Jason Lee et al. 2017. A 502-GOPS and 0.984-mW Dual-Mode Intelligent ADAS SoC With Real-Time Semiglobal Matching and Intention Prediction for Smart Automotive Black Box System. IEEE Journal of Solid-State Circuits (2017). Kyuho Jason Lee et al. 2017. A 502-GOPS and 0.984-mW Dual-Mode Intelligent ADAS SoC With Real-Time Semiglobal Matching and Intention Prediction for Smart Automotive Black Box System. IEEE Journal of Solid-State Circuits (2017)."},{"volume-title":"A 1920\u00d71080 30fps 2.3TOPS\/W stereo-depth processor for robust autonomous navigation. In IEEE International Solid-State Circuits Conference (ISSCC).","author":"Ziyun","key":"e_1_3_2_1_4_1","unstructured":"Ziyun Li et al. 2017 . A 1920\u00d71080 30fps 2.3TOPS\/W stereo-depth processor for robust autonomous navigation. In IEEE International Solid-State Circuits Conference (ISSCC). Ziyun Li et al. 2017. A 1920\u00d71080 30fps 2.3TOPS\/W stereo-depth processor for robust autonomous navigation. In IEEE International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Feng Min et al. 2021. Dadu-Eye: A 5.3 TOPS\/W 30 fps\/1080p High Accuracy Stereo Vision Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers (2021). Feng Min et al. 2021. Dadu-Eye: A 5.3 TOPS\/W 30 fps\/1080p High Accuracy Stereo Vision Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers (2021).","DOI":"10.1109\/TCSI.2021.3101296"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IPSJ","IEEE CAS","IEEE CEDA","IEICE"],"location":"Tokyo Japan","acronym":"ASPDAC '23"},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,16]],"date-time":"2024-01-16T06:30:13Z","timestamp":1705386613000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567940"}},"subtitle":["An Energy-Efficient Stereo Vision Accelerator with Binary Neural Network in 55 nm CMOS"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":5,"alternative-id":["10.1145\/3566097.3567940","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567940","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
