{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:20:45Z","timestamp":1725618045136},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1145\/2660540.2661008","type":"proceedings-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T19:32:56Z","timestamp":1414783976000},"page":"1-7","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Deriving Reduced Transistor Count Circuits from AIGs"],"prefix":"10.1145","author":[{"given":"Jody Maick","family":"Matos","sequence":"first","affiliation":[{"name":"UFRGS, Instituto de Inform\u00e1tica, PGMicro\/PPGC, Av. Bento Gon\u00e7alves, 9500, Porto Alegre, RS, Brazil"}]},{"given":"Marcus","family":"Ritt","sequence":"additional","affiliation":[{"name":"UFRGS, Instituto de Inform\u00e1tica, PGMicro\/PPGC, Av. Bento Gon\u00e7alves, 9500, Porto Alegre, RS, Brazil"}]},{"given":"Renato","family":"Ribas","sequence":"additional","affiliation":[{"name":"UFRGS, Instituto de Inform\u00e1tica, PGMicro\/PPGC, Av. Bento Gon\u00e7alves, 9500, Porto Alegre, RS, Brazil"}]},{"given":"Andr\u00e9","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Instituto de Inform\u00e1tica, PGMicro\/PPGC, Av. Bento Gon\u00e7alves, 9500, Porto Alegre, RS, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2014,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Berkeley Logic Synthesis and Verification Group. Abc: A system for sequential synthesis and verification. Available on http:\/\/www.eecs.berkeley.edu\/ \/~alanmi\/abc\/. Release 20130425. Berkeley Logic Synthesis and Verification Group. Abc: A system for sequential synthesis and verification. Available on http:\/\/www.eecs.berkeley.edu\/ \/~alanmi\/abc\/. Release 20130425."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016636"},{"volume-title":"Proc. of ICCAD","year":"1987","author":"Detjens E.","key":"e_1_3_2_1_3_1","unstructured":"E. Detjens , G. Gannot , R. Rudell , A. Sangiovanni-Vincentelli , and A. Wang . Technology mapping in mis . In Proc. of ICCAD , 1987 . E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. Technology mapping in mis. In Proc. of ICCAD, 1987."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266570"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/259794.259870"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62957"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(80)90060-4"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"volume-title":"PATMOS","year":"2001","author":"Masgonty J.","key":"e_1_3_2_1_10_1","unstructured":"J. Masgonty , S. Cserveny , C. Arm , P. Pfister , and C. Piguet . Low-power low-voltage standard cell libraries with a limited number of cells . In PATMOS , 2001 . J. Masgonty, S. Cserveny, C. Arm, P. Pfister, and C. Piguet. Low-power low-voltage standard cell libraries with a limited number of cells. In PATMOS, 2001."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"volume-title":"Digital integrated circuits","year":"2002","author":"Rabaey J.","key":"e_1_3_2_1_12_1","unstructured":"J. Rabaey , A. Chandrakasan , and B. Nikolic . Digital integrated circuits , volume 2 . Prentice hall Englewood Cliffs , 2002 . J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital integrated circuits, volume 2. Prentice hall Englewood Cliffs, 2002."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950799"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509492"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953492"}],"event":{"name":"SBCCI '14: 27th Symposium on Integrated Circuits and Systems Design","sponsor":["IEEE ICAS","SBC Brazilian Computer Society","IEEE Circuits and Systems Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society"],"location":"Aracaju Brazil","acronym":"SBCCI '14"},"container-title":["Proceedings of the 27th Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2660540.2661008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T08:28:43Z","timestamp":1673339323000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2660540.2661008"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":17,"alternative-id":["10.1145\/2660540.2661008","10.1145\/2660540"],"URL":"https:\/\/doi.org\/10.1145\/2660540.2661008","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]},"assertion":[{"value":"2014-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
