{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:35:05Z","timestamp":1730316905368,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["CONTREX 611146"],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,1,22]]},"DOI":"10.1145\/2555486.2555488","type":"proceedings-article","created":{"date-parts":[[2014,1,14]],"date-time":"2014-01-14T13:40:06Z","timestamp":1389706806000},"page":"1-8","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A framework for design space exploration and performance analysis of networked embedded systems"],"prefix":"10.1145","author":[{"given":"Emad","family":"Ebeid","sequence":"first","affiliation":[{"name":"University of Verona, Italy"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[{"name":"University of Verona, Italy"}]},{"given":"Davide","family":"Quaglia","sequence":"additional","affiliation":[{"name":"University of Verona, Italy"}]},{"given":"Hector","family":"Posadash","sequence":"additional","affiliation":[{"name":"University of Cantabria, Spain"}]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[{"name":"University of Cantabria, Spain"}]}],"member":"320","published-online":{"date-parts":[[2014,1,22]]},"reference":[{"volume-title":"The Designer's Guide to VHDL. Morgan Kaufmann","year":"2001","author":"Ashenden P. J.","unstructured":"P. J. Ashenden . The Designer's Guide to VHDL. Morgan Kaufmann , 2001 . P. J. Ashenden. The Designer's Guide to VHDL. Morgan Kaufmann, 2001.","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.5555\/1870926.1870985"},{"unstructured":"SystemC Network Simulation Library -- version 2 2013. URL: http:\/\/sourceforge.net\/projects\/scnsl. SystemC Network Simulation Library -- version 2 2013. URL: http:\/\/sourceforge.net\/projects\/scnsl.","key":"e_1_3_2_1_3_1"},{"volume-title":"Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems. In 14th International Workshop on Microprocessor Test and Verification (MTV)","year":"2013","author":"Ebeid E.","unstructured":"E. Ebeid , F. Fummi , and D. Quaglia . Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems. In 14th International Workshop on Microprocessor Test and Verification (MTV) , 2013 . E. Ebeid, F. Fummi, and D. Quaglia. Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems. In 14th International Workshop on Microprocessor Test and Verification (MTV), 2013.","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/2492708.2492973"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/DSD.2013.90"},{"volume-title":"HIFSuite: Tools and APIs for HDL Code Conversion and Manipulation-- version","year":"2012","author":"EDALAB.","unstructured":"EDALAB. HIFSuite: Tools and APIs for HDL Code Conversion and Manipulation-- version 2012 .12, 2012. http:\/\/www.hifsuite.com\/. EDALAB. HIFSuite: Tools and APIs for HDL Code Conversion and Manipulation-- version 2012.12, 2012. http:\/\/www.hifsuite.com\/.","key":"e_1_3_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2380445.2380527"},{"key":"e_1_3_2_1_9_1","first-page":"1800","article-title":"Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language","volume":"62530","author":"IEEE Standards Association","year":"2007","unstructured":"IEEE Standards Association . Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language . IEC 62530 :2007 (E), IEEE Std 1800 - 2007 , pages 1--668, 2007 . IEEE Standards Association. Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language. IEC 62530:2007 (E), IEEE Std 1800-2007, pages 1--668, 2007.","journal-title":"IEC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1837274.1837307"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/MESA.2006.297012"},{"unstructured":"ns-3 project. NS-3. NS-3 Manuals. URL: http:\/\/www.nsnam.org\/. ns-3 project. NS-3. NS-3 Manuals. URL: http:\/\/www.nsnam.org\/.","key":"e_1_3_2_1_12_1"},{"unstructured":"Object Management Group. Acceleo. URL: http:\/\/www.eclipse.org\/acceleo\/. Object Management Group. Acceleo. URL: http:\/\/www.eclipse.org\/acceleo\/.","key":"e_1_3_2_1_13_1"},{"volume-title":"OMG document number: formal\/2011-06-02","year":"2011","author":"Object Management Group","unstructured":"Object Management Group . A UML Profile for MARTE (version 1.1) . In OMG document number: formal\/2011-06-02 , June 2011 . URL : http:\/\/www.omgmarte.org. Object Management Group. A UML Profile for MARTE (version 1.1). In OMG document number: formal\/2011-06-02, June 2011. URL: http:\/\/www.omgmarte.org.","key":"e_1_3_2_1_14_1"},{"unstructured":"OPNET Technologies Inc. OPNET. OPNET Manuals. URL: http:\/\/www.opnet.com. OPNET Technologies Inc. OPNET. OPNET Manuals. URL: http:\/\/www.opnet.com.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual","author":"OSCI","year":"2005","unstructured":"OSCI and IEEE. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual . IEEE Std 1666- 2005 , pages 1 -- 423 , 2006. OSCI and IEEE. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005, pages 1--423, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1016\/j.simpat.2012.01.003"},{"unstructured":"S\u00e9bastien G\u00e9rard etal Papyrus UML. URL: http:\/\/www.papyrusuml.org. S\u00e9bastien G\u00e9rard et al. Papyrus UML. URL: http:\/\/www.papyrusuml.org.","key":"e_1_3_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1007\/978-1-4419-8837-9_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/SAMOS.2011.6045482"},{"unstructured":"Varga A. OMNET++. OMNET++. OMNET++ Manuals. URL: http:\/\/www.omnetpp.org. Varga A. OMNET++. OMNET++. OMNET++ Manuals. URL: http:\/\/www.omnetpp.org.","key":"e_1_3_2_1_21_1"}],"event":{"sponsor":["HiPEAC HiPEAC Network of Excellence"],"acronym":"RAPIDO '14","name":"RAPIDO '14: Rapid Simulation and Performance Evaluation: Methods and Tools","location":"Vienna Austria"},"container-title":["Proceedings of the 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2555486.2555488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T09:45:37Z","timestamp":1673516737000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2555486.2555488"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,22]]},"references-count":21,"alternative-id":["10.1145\/2555486.2555488","10.1145\/2555486"],"URL":"http:\/\/dx.doi.org\/10.1145\/2555486.2555488","relation":{},"subject":[],"published":{"date-parts":[[2014,1,22]]},"assertion":[{"value":"2014-01-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
