{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:24:36Z","timestamp":1730316276478,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488823","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T12:35:41Z","timestamp":1369744541000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["High-throughput TSV testing and characterization for 3D integration using thermal mapping"],"prefix":"10.1145","author":[{"given":"Kapil","family":"Dev","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"Gary","family":"Woods","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX"}]},{"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{Online}. Available: http:\/\/www.flir.com {Online}. Available: http:\/\/www.flir.com"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-02417-7","volume-title":"Lock-In Thermography: Basics and Use for Functional Diagnostics of Electronic Components","author":"Breitenstein O.","year":"2010","unstructured":"O. Breitenstein , W. Warta , and M. Langenkamp , Lock-In Thermography: Basics and Use for Functional Diagnostics of Electronic Components , 2 nd ed. Springer Verlag , 2010 . O. Breitenstein, W. Warta, and M. Langenkamp, Lock-In Thermography: Basics and Use for Functional Diagnostics of Electronic Components, 2nd ed. Springer Verlag, 2010.","edition":"2"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"International Test Conference, no. 17","author":"Chi C.","year":"2011","unstructured":"C. Chi , E. J. Marinissen , S. K. Goel , and C.-W. Wu , \"Post-Bond Testing of 2.5D-SICs and 3D-SICs Containing a Passive Silicon Interposer Base,\" in International Test Conference, no. 17 .3, 2011 , pp. 1 -- 10 . C. Chi, E. J. Marinissen, S. K. Goel, and C.-W. Wu, \"Post-Bond Testing of 2.5D-SICs and 3D-SICs Containing a Passive Silicon Interposer Base,\" in International Test Conference, no. 17.3, 2011, pp. 1--10."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_3_2_1_5_1","first-page":"1689","article-title":"Testing TSV-Based Three-Dimensional Stacked ICs,\" in Design, Automation, and Test","author":"Marinissen E. J.","year":"2010","unstructured":"E. J. Marinissen , \" Testing TSV-Based Three-Dimensional Stacked ICs,\" in Design, Automation, and Test in Europe , 2010 , pp. 1689 -- 1694 . E. J. Marinissen, \"Testing TSV-Based Three-Dimensional Stacked ICs,\" in Design, Automation, and Test in Europe, 2010, pp. 1689--1694.","journal-title":"Europe"},{"key":"e_1_3_2_1_6_1","first-page":"676","article-title":"Contactless testing: Possibility or pipe-dream?\" in Design","author":"Marinissen E. J.","year":"2009","unstructured":"E. J. Marinissen , \" Contactless testing: Possibility or pipe-dream?\" in Design , Automation and Test in Europe , 2009 , pp. 676 -- 681 . E. J. Marinissen et al., \"Contactless testing: Possibility or pipe-dream?\" in Design, Automation and Test in Europe, 2009, pp. 676--681.","journal-title":"Automation and Test in Europe"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"Testing 3D Chips Containing Through-Silicon Vias,\" in International Test Conference, no","volume":"1","author":"Marinissen E. J.","year":"2009","unstructured":"E. J. Marinissen and Y. Zorian , \" Testing 3D Chips Containing Through-Silicon Vias,\" in International Test Conference, no . ET1 . 1 , 2009 , pp. 1 -- 11 . E. J. Marinissen and Y. Zorian, \"Testing 3D Chips Containing Through-Silicon Vias,\" in International Test Conference, no. ET1.1, 2009, pp. 1--11.","journal-title":"ET1"},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"International Test Conference, no. 12","author":"Moore B.","year":"2007","unstructured":"B. Moore P Testing ,\" in International Test Conference, no. 12 .3, 2007 , pp. 1 -- 10 . B. Moore et al., \"High Throughput Non-contact SiP Testing,\" in International Test Conference, no. 12.3, 2007, pp. 1--10."},{"issue":"17","key":"e_1_3_2_1_9_1","first-page":"1","article-title":"Pre-Bond Probing of TSVs in 3D Stacked ICs","author":"Noia B.","year":"2011","unstructured":"B. Noia and K. Chakrabarty , \" Pre-Bond Probing of TSVs in 3D Stacked ICs ,\" in International Test Conference , no. 17 . 1 , 2011 , pp. 1--10. B. Noia and K. Chakrabarty, \"Pre-Bond Probing of TSVs in 3D Stacked ICs,\" in International Test Conference, no. 17.1, 2011, pp. 1--10.","journal-title":"International Test Conference"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"issue":"17","key":"e_1_3_2_1_11_1","first-page":"2","article-title":"Evaluation of TSV and Micro-Bump Probing for Wide I\/O Testing","author":"Smith K.","year":"2011","unstructured":"K. Smith , P. Hanaway , M. Jolley , R. Gleason , and E. Strid , \" Evaluation of TSV and Micro-Bump Probing for Wide I\/O Testing ,\" in International Test Conference , no. 17 . 2 , 2011 , pp. 1--10. K. Smith, P. Hanaway, M. Jolley, R. Gleason, and E. Strid, \"Evaluation of TSV and Micro-Bump Probing for Wide I\/O Testing,\" in International Test Conference, no. 17.2, 2011, pp. 1--10.","journal-title":"International Test Conference"},{"volume-title":"3-D Integration: It All Comes Down to Cost,\" in 3-D Architectures for Semiconductor Integration and Packaging","year":"2007","author":"Smith L.","key":"e_1_3_2_1_12_1","unstructured":"L. Smith , G. Smith , S. Hosali , and S. Arkalgud , \" 3-D Integration: It All Comes Down to Cost,\" in 3-D Architectures for Semiconductor Integration and Packaging , 2007 . L. Smith, G. Smith, S. Hosali, and S. Arkalgud, \"3-D Integration: It All Comes Down to Cost,\" in 3-D Architectures for Semiconductor Integration and Packaging, 2007."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T16:06:51Z","timestamp":1673194011000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":12,"alternative-id":["10.1145\/2463209.2488823","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488823","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
