{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:48:41Z","timestamp":1725623321580},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,3,5]]},"DOI":"10.1145\/1964179.1964188","type":"proceedings-article","created":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T15:55:37Z","timestamp":1301673337000},"page":"1-8","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Fast Mersenne prime testing on the GPU"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Thall","sequence":"first","affiliation":[{"name":"Alma College, Alma, MI"}]}],"member":"320","published-online":{"date-parts":[[2011,3,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.2307\/2153411"},{"volume-title":"Springer","year":"2005","author":"Crandall R.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1277548.1277572"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Govindaraju N. K. and Manocha D. A memory model for scientific algorithms on graphics processors. Tech. rep. The University of North Carolina at Chapel Hill 2007. Govindaraju N. K. and Manocha D. A memory model for scientific algorithms on graphics processors. Tech. rep. The University of North Carolina at Chapel Hill 2007.","DOI":"10.1109\/SC.2006.2"},{"first-page":"851","volume-title":"Addison-Wesley","year":"2007","author":"Harris M.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/872021.872445"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7903"},{"volume-title":"Elsevier","year":"2010","author":"Kirk D. B.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.2307\/1968235"},{"volume-title":"Graphics Hardware 2003","year":"2003","author":"Moreland K.","key":"e_1_3_2_1_11_1"},{"volume-title":"Addison-Wesley","year":"2007","author":"Nguyen H., Ed.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","unstructured":"Nvidia Corporation. NVIDIA CUDA Reference Manual Version 3.2 3.2 ed. Santa Clara CA 2010. http:\/\/developer.download.nvidia.com\/compute\/cuda\/3_2_prod\/toolkit\/docs\/CUDA_Toolkit_Reference_Manual.pdf. Nvidia Corporation. NVIDIA CUDA Reference Manual Version 3.2 3.2 ed. Santa Clara CA 2010. http:\/\/developer.download.nvidia.com\/compute\/cuda\/3_2_prod\/toolkit\/docs\/CUDA_Toolkit_Reference_Manual.pdf."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-02-01419-9"},{"volume-title":"Addison-Wesley","year":"2011","author":"Sanders J.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02242355"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1987.1165220"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1179622.1179682"},{"key":"e_1_3_2_1_20_1","unstructured":"Website. Ooura's Mathematical Software Packages. http:\/\/www.kurims.kyoto-u.ac.jp\/~ooura\/ 2006. Website. Ooura's Mathematical Software Packages. http:\/\/www.kurims.kyoto-u.ac.jp\/~ooura\/ 2006."},{"key":"e_1_3_2_1_21_1","unstructured":"Website. PrimeNet CPU Benchmarks (GIMPS). http:\/\/www.mersenne.org\/report_benchmarks\/ 2010. Website. PrimeNet CPU Benchmarks (GIMPS). http:\/\/www.mersenne.org\/report_benchmarks\/ 2010."},{"key":"e_1_3_2_1_22_1","unstructured":"Yamada S. Discussion of CUDALucas implementation. Personal correspondence 2011. Yamada S. Discussion of CUDALucas implementation. Personal correspondence 2011."}],"event":{"name":"GPGPU-4: Fourth Workshop on General Purpose Processing on Graphics Processing Units","acronym":"GPGPU-4","location":"Newport Beach California USA"},"container-title":["Proceedings of the Fourth Workshop on General Purpose Processing on Graphics Processing Units"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1964179.1964188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T16:20:37Z","timestamp":1673713237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1964179.1964188"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,5]]},"references-count":20,"alternative-id":["10.1145\/1964179.1964188","10.1145\/1964179"],"URL":"http:\/\/dx.doi.org\/10.1145\/1964179.1964188","relation":{},"subject":[],"published":{"date-parts":[[2011,3,5]]},"assertion":[{"value":"2011-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
