{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:00:56Z","timestamp":1725670856871},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508165","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"237-240","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["SmartOpt"],"prefix":"10.1145","author":[{"given":"Stephen","family":"Jang","sequence":"first","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}]},{"given":"Dennis","family":"Wu","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Toronto, ON, Canada"}]},{"given":"Mark","family":"Jarvin","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Toronto, ON, Canada"}]},{"given":"Billy","family":"Chan","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Toronto, ON, Hong Kong"}]},{"given":"Kevin","family":"Chung","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Toronto, ON, Canada"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"University of Californai, Berkeley, Berkeley, CA, USA"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera. Stratix III Device Handbook http:\/\/www.altera.com\/literature\/hb\/stx3\/stratix3_handbook.pdf Altera. Stratix III Device Handbook http:\/\/www.altera.com\/literature\/hb\/stx3\/stratix3_handbook.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"Xilinx Virtex-5 Product Table. http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex5\/v5product_table.pdf Xilinx Virtex-5 Product Table. http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex5\/v5product_table.pdf"},{"key":"e_1_3_2_1_3_1","unstructured":"Berkeley Logic Interchange Format (BLIF) http:\/\/vlsi.colorado.edu\/~vis\/blif.ps Berkeley Logic Interchange Format (BLIF) http:\/\/vlsi.colorado.edu\/~vis\/blif.ps"},{"key":"e_1_3_2_1_4_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 61225. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/ Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 61225. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344680"},{"first-page":"230","volume-title":"IWLS '07","author":"Pistorius J.","key":"e_1_3_2_1_6_1","unstructured":"J. Pistorius , M. Hutton , A. Mishchenko , and R. Brayton , \" Benchmarking method and designs targeting logic synthesis for FPGAs,\" Proc . IWLS '07 , pp. 230 -- 237 . J. Pistorius, M. Hutton, A. Mishchenko, and R. Brayton, \"Benchmarking method and designs targeting logic synthesis for FPGAs,\" Proc. IWLS '07, pp. 230--237."},{"key":"e_1_3_2_1_7_1","unstructured":"Xilinx Constraints Guide. http:\/\/toolbox.xilinx.com\/docsan\/xilinx10\/books\/docs\/cgd\/cgd.pdf Xilinx Constraints Guide. http:\/\/toolbox.xilinx.com\/docsan\/xilinx10\/books\/docs\/cgd\/cgd.pdf"},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx. \"Achieving higher system performance with the Virtex-5 family of FPGAs\" (white paper). http:\/\/direct.xilinx.com\/bvdocs\/whitepapers\/wp245.pdf Xilinx. \"Achieving higher system performance with the Virtex-5 family of FPGAs\" (white paper). http:\/\/direct.xilinx.com\/bvdocs\/whitepapers\/wp245.pdf"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T18:16:21Z","timestamp":1673374581000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508165"}},"subtitle":["an industrial strength framework for logic synthesis"],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":8,"alternative-id":["10.1145\/1508128.1508165","10.1145\/1508128"],"URL":"http:\/\/dx.doi.org\/10.1145\/1508128.1508165","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}
