{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:56:58Z","timestamp":1725595018637},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920295","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T03:10:45Z","timestamp":1575601845000},"page":"155-158","source":"Crossref","is-referenced-by-count":0,"title":["Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS"],"prefix":"10.1109","author":[{"given":"Florian","family":"Protze","sequence":"first","affiliation":[]},{"given":"Martin","family":"Kreisig","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Ellinger","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Hoppner","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Hartmann","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Huanzsche","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Scholze","sequence":"additional","affiliation":[]},{"given":"Georg","family":"Ellguth","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2018.2885531"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISCIT.2015.7458341"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/4.953474"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2019,10,6]]},"location":"Cuzco, Peru","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920295.pdf?arnumber=8920295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:47:15Z","timestamp":1658141235000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920295","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}
