{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:20Z","timestamp":1730302940112,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/vlsi-soc.2014.7004164","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T15:07:28Z","timestamp":1421161648000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study"],"prefix":"10.1109","author":[{"given":"Gabriele","family":"Miorandi","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Ghiribaldi","sequence":"additional","affiliation":[]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Low-Latency Virtual-Channel Routers for On-Chip Networks","first-page":"188","year":"2004","author":"mullins","key":"ref10"},{"journal-title":"A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-Efficient GALS Multicore Systems","first-page":"332","year":"2012","author":"ghiribaldi","key":"ref11"},{"journal-title":"A Pseudo-Synchronous Implementation Flow for WCHB QDI Asynchronous Circuits","first-page":"73","year":"2012","author":"thonnart","key":"ref12"},{"journal-title":"Characterization of Asynchronous Templates for Integration into Clocked CAD Flows","first-page":"151","year":"2009","author":"stevens","key":"ref13"},{"journal-title":"An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support","first-page":"274","year":"2004","author":"feliciian","key":"ref14"},{"journal-title":"An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework","first-page":"54","year":"2005","author":"beigne","key":"ref15"},{"key":"ref16","first-page":"684","volume":"15","author":"singh","year":"2007","journal-title":"MOUSETRAP high-speed transition signaling asynchronous pipelines IEEE Tran on VLSI"},{"journal-title":"Virtual Channel Designs for Guaranteeing Bandwidth in Asynchronous Network-on-Chip","first-page":"269","year":"2004","author":"bjerregaard","key":"ref17"},{"journal-title":"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip NOCS 2010","first-page":"165","year":"0","author":"villam\u00f3n","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114970"},{"journal-title":"QNoC Asynchronous Router INTEGRATION the VLSI Journal","first-page":"103","year":"2009","author":"rostislav","key":"ref4"},{"journal-title":"An Asynchrounous Router for Multiple Service Levels Networks on Chip","first-page":"44","year":"2005","author":"rostislav","key":"ref3"},{"key":"ref6","first-page":"75","volume":"27","author":"pullini","year":"2007","journal-title":"Bringing NoCs to 65 nm IEEE Micro"},{"journal-title":"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration","first-page":"33","year":"2010","author":"thonnart","key":"ref5"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref8"},{"journal-title":"On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme","first-page":"127","year":"2009","author":"fuchs","key":"ref7"},{"journal-title":"Improving Dependability and Performance of Fully Asynchronous On-Chip Networks","first-page":"65","year":"2011","author":"imai","key":"ref2"},{"journal-title":"Classifying Virtual Channel Access Control Schemes for Asynchronous NoCs","first-page":"115","year":"2013","author":"najvirt","key":"ref1"},{"journal-title":"A Delay Model and Speculative Architecture for Pipelined Routers","first-page":"255","year":"2001","author":"peh","key":"ref9"}],"event":{"name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2014,10,6]]},"location":"Playa del Carmen, Mexico","end":{"date-parts":[[2014,10,8]]}},"container-title":["2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996506\/7004150\/07004164.pdf?arnumber=7004164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:17:48Z","timestamp":1490318268000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2014.7004164","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}
