{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:12:25Z","timestamp":1720224745503},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/tvlsi.2011.2124477","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T21:03:29Z","timestamp":1301432609000},"page":"911-924","source":"Crossref","is-referenced-by-count":24,"title":["The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage"],"prefix":"10.1109","volume":"20","author":[{"given":"R.","family":"Rithe","sequence":"first","affiliation":[]},{"given":"S.","family":"Chou","sequence":"additional","affiliation":[]},{"family":"Jie Gu","sequence":"additional","affiliation":[]},{"given":"A.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"S.","family":"Datla","sequence":"additional","affiliation":[]},{"given":"G.","family":"Gammie","sequence":"additional","affiliation":[]},{"given":"D.","family":"Buss","sequence":"additional","affiliation":[]},{"given":"A.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.53"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479728"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.238423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881332"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193777"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1145\/1391469.1391645","article-title":"efficient monte carlo based incremental statistical timing analysis","author":"veetil","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146953"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"ref27","year":"2006","journal-title":"CCS Timing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(03)00236-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456911"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193779"},{"key":"ref24","first-page":"132","article-title":"A 28 nm 0.6 V low-power DSP for mobile applications","author":"gammie","year":"2011","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.43"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/S0266-8920(98)00022-8"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1080\/15320370108500218"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6178142\/05740397.pdf?arnumber=5740397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:35Z","timestamp":1633909835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5740397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"http:\/\/dx.doi.org\/10.1109\/tvlsi.2011.2124477","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}
