{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T19:43:57Z","timestamp":1709322237986},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["200021-146600"],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tetc.2016.2630121","type":"journal-article","created":{"date-parts":[[2016,11,17]],"date-time":"2016-11-17T19:55:20Z","timestamp":1479412520000},"page":"210-222","source":"Crossref","is-referenced-by-count":12,"title":["A High-Performance FPGA Architecture Using One-Level RRAM-Based Multiplexers"],"prefix":"10.1109","volume":"5","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765510"},{"key":"ref38","article-title":"ABC: A System for Squential Synthesis and\n Verification","year":"0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref36","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991"},{"key":"ref35","article-title":"Stratix IV device handbook version SIV5V1–1.1","year":"2008"},{"key":"ref34","year":"2013","journal-title":"HSPICE User Guide Simulation and Analysis Version I-2013 12"},{"key":"ref10","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst -on-Chip"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref12","first-page":"174","article-title":"Accurate power analysis for near-$V_t$\n RRAM-based FPGA","author":"tang","year":"2015","journal-title":"Proc IEEE 25th Int Conf Field Program Logic Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref14","author":"betz","year":"1998","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref15","first-page":"135","article-title":"Improving FPGA performance and area\n using an adaptive logic module","author":"hutton","year":"2004","journal-title":"Proc Int Conf Field Program Logic and Appl"},{"key":"ref16","article-title":"Stratix 10 Advance Information Brief","year":"2015"},{"key":"ref17","article-title":"Virtex-7 User Guide DS180 (v1.17)","year":"2015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547746"},{"key":"ref28","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331902"},{"key":"ref3","first-page":"210","article-title":"A 130.7mm\n$^2$\n 2-layer 32Gb ReRAM memory device in 24nm technology","author":"liu","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Digest Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417918"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref20","article-title":"Resistive switching random access memory (RRAM)—Scaling, materials, and\n new application","author":"wu","year":"2013"},{"key":"ref22","first-page":"246","article-title":"Analysis of RTN and cycling variability\n in $H_f O_2$\n RRAM devices in LRS","author":"puglisi","year":"2014","journal-title":"Proc European Solid State Device Research Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.09.005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457426"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0141-y"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2464256"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/7938807\/07747469.pdf?arnumber=7747469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:40:35Z","timestamp":1642005635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7747469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2630121","relation":{},"ISSN":["2168-6750"],"issn-type":[{"value":"2168-6750","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}
