{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,17]],"date-time":"2024-05-17T05:49:47Z","timestamp":1715924987824},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcsi.2017.2778113","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T19:27:17Z","timestamp":1516217237000},"page":"2196-2209","source":"Crossref","is-referenced-by-count":11,"title":["A Resistive RAM-Based FPGA Architecture Equipped With Efficient Programming Circuitry"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-3655-0501","authenticated-orcid":false,"given":"Behnam","family":"Khaleghi","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-0264-3865","authenticated-orcid":false,"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2638542"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2630121"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref31","first-page":"1","article-title":"A power-efficient reconfigurable architecture using PCM configuration technology","author":"ahari","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref30","first-page":"302","article-title":"A non-volatile look-up table design using PCM (phase-change memory) cells","author":"wen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836724"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1112"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2293354"},{"key":"ref29","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"ref22","first-page":"172c","article-title":"Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure","author":"suzuki","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379012"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2578278"},{"key":"ref26","year":"2016","journal-title":"Synopsys EDA Tools Flow"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765510"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131572"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643965"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.919602"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref14","first-page":"1","article-title":"Evaluation of a non-volatile FPGA based on MRAM technology","author":"zhao","year":"2006","journal-title":"Proc IEEE Int Conf Integr Circuit Design Technol"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681535"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2553106"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref18","first-page":"93","article-title":"rFGA: CMOS-nano hybrid FPGA using RRAM components","author":"liu","year":"2008","journal-title":"IEEE Int Symp Nano Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910426"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281991"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref46","year":"2013","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref47","article-title":"On-chip wires: Scaling and efficiency","author":"ho","year":"2003"},{"key":"ref42","first-page":"22","article-title":"Forming-free nitrogen-doped AlOX RRAM with sub-\n$\\mu \\text{A}$\n programming current","author":"kim","year":"2011","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref41","year":"2012","journal-title":"Configurable Logic Blocks (CLBs) in Virtex-5 FPGA User Guide"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref43","year":"2016","journal-title":"Nangate open cell library"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8369410\/08260547.pdf?arnumber=8260547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:35Z","timestamp":1642004555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8260547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":51,"journal-issue":{"issue":"7"},"URL":"http:\/\/dx.doi.org\/10.1109\/tcsi.2017.2778113","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}
