{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,25]],"date-time":"2023-06-25T00:30:39Z","timestamp":1687653039170},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-0964079"],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2349577","type":"journal-article","created":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T18:49:02Z","timestamp":1412189342000},"page":"110-119","source":"Crossref","is-referenced-by-count":13,"title":["High-Throughput Finite Field Multipliers Using Redundant Basis for FPGA and ASIC Implementations"],"prefix":"10.1109","volume":"62","author":[{"given":"Jiafeng","family":"Xie","sequence":"first","affiliation":[]},{"given":"Pramod Kumar","family":"Meher","sequence":"additional","affiliation":[]},{"given":"Zhi-Hong","family":"Mao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1047755"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70834"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220343"},{"key":"ref15","year":"0","journal-title":"45 nm FreePDK wiki"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006080"},{"key":"ref17","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref18","year":"1984","journal-title":"Computational method and apparatus for finite field arithmetic"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2307\/2153492"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005288"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008013818413"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.713313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.831436"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916622"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/TC.2005.147","article-title":"Low-complexity bit-parallel systolic montgomery multipliers for special classes of