{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,21]],"date-time":"2024-07-21T05:16:08Z","timestamp":1721538968485},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"CTSRD, ECATS, and CIFV projects"},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-10-C-0237","HR0011-18-C-0016","FA8650-18-C-7809"],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"Department of Defense","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"crossref"}]},{"name":"U.S. Government"},{"name":"EPSRC REMS Programme Grant","award":["EP\/K008528\/1"]},{"name":"EPSRC Impact Acceleration Account","award":["EP\/K503757\/1"]},{"name":"Arm Limited"},{"name":"Google, Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,10,1]]},"DOI":"10.1109\/tc.2019.2914037","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T20:37:18Z","timestamp":1556656638000},"page":"1455-1469","source":"Crossref","is-referenced-by-count":37,"title":["CHERI Concentrate: Practical Compressed Capabilities"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-3971-2681","authenticated-orcid":false,"given":"Jonathan","family":"Woodruff","sequence":"first","affiliation":[]},{"given":"Alexandre","family":"Joannou","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8047-899X","authenticated-orcid":false,"given":"Hongyan","family":"Xia","sequence":"additional","affiliation":[]},{"given":"Anthony","family":"Fox","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-6095-6405","authenticated-orcid":false,"given":"Robert M.","family":"Norton","sequence":"additional","affiliation":[]},{"given":"David","family":"Chisnall","sequence":"additional","affiliation":[]},{"given":"Brooks","family":"Davis","sequence":"additional","affiliation":[]},{"given":"Khilan","family":"Gudka","sequence":"additional","affiliation":[]},{"given":"Nathaniel W.","family":"Filardo","sequence":"additional","affiliation":[]},{"given":"A. Theodore","family":"Markettos","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Roe","sequence":"additional","affiliation":[]},{"given":"Peter G.","family":"Neumann","sequence":"additional","affiliation":[]},{"given":"Robert N. M.","family":"Watson","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-2806-495X","authenticated-orcid":false,"given":"Simon W.","family":"Moore","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"51","article-title":"Baggy bounds checking: An efficient and backwards-compatible defense against out-of-bounds errors","author":"akritidis","year":"2009","journal-title":"Proc 18th USENIX Secur Symp"},{"key":"ref32","year":"2016","journal-title":"Tech Rep"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694383"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2039239.2039245"},{"key":"ref36","first-page":"275","article-title":"Cyclone: A safe dialect of C","author":"jim","year":"2002","journal-title":"Proc General Track Annu Conf USENIX Annu Techn Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1755688.1755707"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542504"},{"key":"ref10","year":"1988","journal-title":"Tech Rep"},{"key":"ref11","article-title":"Capability hardware enhanced RISC instructions: CHERI instruction-set architecture","author":"watson","year":"2015"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2694344.2694367","article-title":"Beyond the PDP-11: Processor support for a memory-safe C abstract machine","author":"chisnall","year":"2015","journal-title":"Proc 20th Archit Support Program Lang Operating Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.9"},{"key":"ref14","article-title":"A capability representation with embedded address and nearly-exact object bounds","author":"brown","year":"2000","journal-title":"Tech Rep"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/565816.503286","article-title":"CCured: Type-safe retrofitting of legacy code","volume":"37","author":"necula","year":"2002","journal-title":"ACM SIGPLAN Notices"},{"key":"ref16","article-title":"A scalable concurrent malloc(3) implementation for FreeBSD","author":"evans","year":"2006","journal-title":"Proc BSDCan Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref18","author":"mckusick","year":"2014","journal-title":"The Design And Implementation Of The FreeBSD Operating System"},{"key":"ref19","first-page":"340","article-title":"Control-flow integrity: Principles, implementations, and applications","author":"abadi","year":"2005","journal-title":"Proc 12th ACM Conf Comput Commun Secur"},{"key":"ref28","article-title":"Intel 64 and IA-32 architectures, software developer's manual, Volume 1: Basic architecture","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605429"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1463891.1463912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346295"},{"key":"ref29","first-page":"225","article-title":"Hardware enforcement of application security policies using tagged memory","author":"zeldovich","year":"2008","journal-title":"Proc 8th USENIX Conf Operating Syst Des Implementation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1095810.1095814"},{"key":"ref8","author":"wilkes","year":"1979","journal-title":"The Cambridge CAP Computer and Its Operating System"},{"key":"ref7","article-title":"Introduction to Intel® memory protection extensions","year":"2013"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/195470.195579","article-title":"Hardware support for fast capability-based addressing","volume":"29","author":"carter","year":"1994","journal-title":"SIGPlan Notices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/964750.801835"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1145\/2678373.2665740","article-title":"The CHERI capability model: Revisiting RISC in an age of risk","author":"woodruff","year":"2014","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/365230.365252"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201065"},{"key":"ref24","article-title":"A Provably Secure Operating System: The system, its applications, and proofs","author":"neumann","year":"1980"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MARK.1979.8817256"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.19825"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143508"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8826662\/08703061.pdf?arnumber=8703061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:07:17Z","timestamp":1657746437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8703061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,1]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"http:\/\/dx.doi.org\/10.1109\/tc.2019.2914037","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,1]]}}}
