{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:35:02Z","timestamp":1694630102731},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1986,2,1]],"date-time":"1986-02-01T00:00:00Z","timestamp":507600000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,2]]},"DOI":"10.1109\/tc.1986.1676735","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:10Z","timestamp":1188938110000},"page":"167-170","source":"Crossref","is-referenced-by-count":5,"title":["Ternary Scan Design for VLSI Testability"],"prefix":"10.1109","volume":"C-35","author":[{"family":"Mou Hu","sequence":"first","affiliation":[]},{"family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"212","article-title":"on the use of cmos ternary gates to realize a self-checking binary logic system","author":"hu","year":"1981","journal-title":"Proc 15th Int Symp Multiple?Valued Logic"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/T-C.1973.223600","article-title":"enhancing testability of lsi circuits via test points and additional logic","volume":"c 22","author":"williams","year":"1973","journal-title":"IEEE Trans Comput"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"ref5","first-page":"290","article-title":"ternary logic system based on t gate","author":"higuchi","year":"1975","journal-title":"Proc Int Symp Multiple Valued Logic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052118"},{"key":"ref1","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automat Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35253\/01676735.pdf?arnumber=1676735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:19Z","timestamp":1638218419000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1676735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,2]]},"references-count":6,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.1676735","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1986,2]]}}}
