{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:31:59Z","timestamp":1725769919687},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/reconfig.2010.27","type":"proceedings-article","created":{"date-parts":[[2011,1,21]],"date-time":"2011-01-21T20:40:49Z","timestamp":1295642449000},"page":"352-357","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Congestion-Oriented Custom Network-on-Chip Topology Synthesis"],"prefix":"10.1109","author":[{"given":"Cristinel","family":"Ababei","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"UC Berkeley Technical Report No UCB\/EECS-2009–144","article-title":"Synthesis of on-chip interconnection structures: from point-to-point links to networks-on-chip","year":"2006","author":"pinto","key":"ref10"},{"journal-title":"IEEE TCAD","article-title":"Modern floorplanning based on B*-trees and fast simulated annealing","year":"2006","author":"chen","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1137\/0105003"},{"journal-title":"Annual Hawaii Int Conf on System Sciences","year":"1995","author":"leighton","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147058"},{"journal-title":"ACM\/SIAM SODA","article-title":"Faster approximation schemes for fractional multi-commodity flow problems","year":"2002","author":"karakostas","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"journal-title":"VLSI Design 2007","article-title":"A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance guarantees","year":"0","author":"murali","key":"ref17"},{"journal-title":"Networks on Chip Morgan Kaufmann","year":"2006","author":"de micheli","key":"ref18"},{"year":"2002","author":"duato","key":"ref19"},{"journal-title":"ACM ASP-DAC","article-title":"Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees","year":"2000","author":"murali","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796487"},{"journal-title":"ICCAD2006 ACM","article-title":"Designing application-specific Networks on Chips with floorplan information","year":"2006","author":"murali","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483953"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996809"},{"journal-title":"IEEE TCAD","article-title":"Automated techniques for synthesis of application-specific Network-on-Chip archi-tectures","year":"2008","author":"chatha","key":"ref9"},{"journal-title":"IEEE TCAD","article-title":"Outstanding research problems in NoC design: system, microar-chitecture, and circuit perspectives","year":"2009","author":"marculescu","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"journal-title":"Proceedings of the SPIE Media Processors","article-title":"Mapping of MPEG-4 decoding on a flexible architecture platform","year":"2002","author":"van der tol","key":"ref22"},{"year":"2010","key":"ref21"},{"journal-title":"IEEE SSC","article-title":"TILE64 - processor: a 64-Core SoC with mesh interconnect","year":"2008","author":"bell","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.14"}],"event":{"name":"2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010)","start":{"date-parts":[[2010,12,13]]},"location":"Cancun, Mexico","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692850\/5695271\/05695331.pdf?arnumber=5695331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:16:40Z","timestamp":1490091400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5695331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2010.27","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}
