{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:48:38Z","timestamp":1730292518324,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/reconfig.2009.14","type":"proceedings-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T21:06:20Z","timestamp":1264021580000},"page":"267-272","source":"Crossref","is-referenced-by-count":4,"title":["A Framework for 2.5D NoC Exploration Using Homogeneous Networks over Heterogeneous Floorplans"],"prefix":"10.1109","author":[{"given":"Vitor","family":"de Paulo","sequence":"first","affiliation":[]},{"given":"Cristinel","family":"Ababei","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/ICCD.2004.1347958"},{"key":"ref32","article-title":"Energy-and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE TCAD"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/ICCAD.2008.4681638"},{"year":"2007","journal-title":"ITRS","key":"ref30"},{"year":"2009","author":"ababei","key":"ref34"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/996566.996809"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1151074.1151076"},{"year":"2005","author":"murali","journal-title":"ACM Asia and South Pacific Design Automation Conference (ASP-DAC)","article-title":"Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees","key":"ref12"},{"year":"2006","author":"murali","journal-title":"ICCAD2006 ACM","article-title":"Designing Application-Specific Networks on Chips with Floorplan Information","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCAD.2005.1560070"},{"year":"2007","author":"srinivasan","journal-title":"ASPDAC ACM","article-title":"Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Al-gorithms","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1016\/j.sysarc.2007.07.006"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/966747.966758"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ASPDAC.2009.4796487"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/1132952.1132953"},{"year":"2008","author":"kim","journal-title":"IEEE SSC","article-title":"A 125GOPS 583mW Network-on-chip Based Parallel Processor with Bio-inspired Visual Attention Engine","key":"ref28"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.2008.142"},{"year":"2008","author":"bell","journal-title":"IEEE SOLID-STATE CIRCUITS CONFERENCE","article-title":"TILE64 - Processor: A 64-Core SoC with Mesh Interconnect","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2007.893649"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1250662.1250680"},{"year":"2003","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"ref29"},{"year":"2006","author":"li","journal-title":"ACM ISCA","article-title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","key":"ref5"},{"year":"2009","author":"xu","journal-title":"IEEE Conf High-Performance Computer Architecture (HPCA)","article-title":"A low-radix and low-diameter 3D interconnection network design","key":"ref8"},{"year":"2008","author":"park","journal-title":"ACM ISCA","article-title":"MIRA: A Multi-layer On Chip Interconnect Router Architecture","key":"ref7"},{"year":"2008","author":"duato","journal-title":"Int Workshop on Network on Chip Architectures","article-title":"Managing Heterogeneity in Future NoCs","key":"ref2"},{"year":"2006","author":"de micheli","journal-title":"Networks on Chip Morgan Kaufmann","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CICC.2008.4672171"},{"year":"2008","author":"salminen","journal-title":"White paper OCP-IP","article-title":"Survey of Network-on-Chip proposals","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1109\/TC.2008.60","article-title":"Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks","volume":"57","author":"lin","year":"2008","journal-title":"IEEE Trans on Computers"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1137\/0105003"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/337292.337541"},{"key":"ref26","article-title":"An 80-tile Sub-100-W TeraFLOPS processor in 65-nm CMOS","volume":"43","author":"vangal","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/HPCA.2001.903268"}],"event":{"name":"2009 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2009)","start":{"date-parts":[[2009,12,9]]},"location":"Quintana Roo","end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5379688\/5381991\/05382063.pdf?arnumber=5382063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T20:33:18Z","timestamp":1603830798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5382063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2009.14","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}
