{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:23:17Z","timestamp":1725502997373},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/patmos.2014.6951902","type":"proceedings-article","created":{"date-parts":[[2014,11,25]],"date-time":"2014-11-25T17:43:28Z","timestamp":1416937408000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["DOE based high-performance gate-level pipelines"],"prefix":"10.1109","author":[{"given":"Juan","family":"Nunez","sequence":"first","affiliation":[]},{"given":"Maria J.","family":"Avedillo","sequence":"additional","affiliation":[]},{"given":"Hector J.","family":"Quintero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"165","article-title":"Fast14 technology: Design technology for the automation of multi-gigahertz digital logic","author":"horne","year":"2004","journal-title":"International Conference on Integrated Circuit Design and Technology"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541162"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716593"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892212"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.171"},{"key":"4","first-page":"374","article-title":"An 8 GHz floating point multiply","author":"belluomini","year":"2005","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202408"},{"key":"8","first-page":"502","article-title":"High perfonnance and low power dynamic circuit design","author":"owda","year":"2011","journal-title":"IEEE New Circuits and Systems Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025591"},{"key":"12","first-page":"280","article-title":"Novel dynamic gate topology for superpipelines in DSM technologies","author":"n\ufffd\ufffdez","year":"2013","journal-title":"Proc Digital Systems Design"}],"event":{"name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2014,9,29]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2014,10,1]]}},"container-title":["2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942524\/6951857\/06951902.pdf?arnumber=6951902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:20:33Z","timestamp":1490318433000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/patmos.2014.6951902","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}
