{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:41:23Z","timestamp":1725806483179},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704639","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:07Z","timestamp":1556837587000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Coarse-Grained TMR Soft-Core Processor Fault Tolerance Methods and State Synchronization for Run-Time Fault Recovery"],"prefix":"10.1109","author":[{"given":"Karel","family":"Szurman","sequence":"first","affiliation":[]},{"given":"Zdenek","family":"Kotasek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.47"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33078-0_28"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2008.5782755"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2014.7030963"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056798"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868784"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.13"},{"journal-title":"XAPP216","article-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","year":"2000","key":"ref6"},{"article-title":"The NEO430 Processor","year":"0","author":"nolting","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195990"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272423"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2015.12.018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2011.5782625"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704639.pdf?arnumber=8704639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:48:15Z","timestamp":1658155695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704639","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}
