{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T01:03:12Z","timestamp":1728176592065},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/jssc.2019.2960207","type":"journal-article","created":{"date-parts":[[2020,2,26]],"date-time":"2020-02-26T21:21:51Z","timestamp":1582752111000},"page":"956-966","source":"Crossref","is-referenced-by-count":48,"title":["A 7-nm 4-GHz Arm\u00b9-Core-Based CoWoS\u00b9 Chiplet Design for High-Performance Computing"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-1268-1013","authenticated-orcid":false,"given":"Mu-Shan","family":"Lin","sequence":"first","affiliation":[]},{"given":"Tze-Chiang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chien-Chun","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"King-Ho","family":"Tam","sequence":"additional","affiliation":[]},{"given":"Kenny Cheng-Hsiang","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Ching-Fang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wen-Hung","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chi-Wei","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Yu-Chi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Sandeep Kumar","family":"Goel","sequence":"additional","affiliation":[]},{"given":"Chin-Ming","family":"Fu","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-3322-9173","authenticated-orcid":false,"given":"Stefan","family":"Rusu","sequence":"additional","affiliation":[]},{"given":"Chao-Chieh","family":"Li","sequence":"additional","affiliation":[]},{"given":"Sheng-Yao","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9032-3249","authenticated-orcid":false,"given":"Mei","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Shu-Chun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"ref6","first-page":"1","article-title":"A 16 nm 256-bit wide 89.6 GByte\/s total bandwidth in-package interconnect with 0.3 V swing and 0.062 pJ\/bit power in InFO package","author":"lin","year":"2016","journal-title":"Proc IEEE Hot Chips 28 Symp"},{"key":"ref5","first-page":"200","article-title":"A 5 GHz 7 nm L1 cache memory compiler for high-speed computing and mobile applications","author":"clinton","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"ref7","year":"2015","journal-title":"300mV interface"},{"key":"ref2","first-page":"54","article-title":"A 14 nm 1 GHz FPGA with 2.5 D transceiver integration","author":"greenhill","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9048008\/09014493.pdf?arnumber=9014493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:16Z","timestamp":1651066576000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9014493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":8,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2960207","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}
