{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:37:12Z","timestamp":1725683832590},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Strategic Joint Project initiated by Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Industrial Strategic Technology Development Program funded by the Ministry of Trade, Industry & Energy","doi-asserted-by":"publisher","award":["10052653"],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Basic Research Program through the National Research Foundation of Korea funded by the Ministry of Education","doi-asserted-by":"publisher","award":["NRF-2016R1D1A1B03933605"],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007107","name":"IDEC, KAIST","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007107","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/jssc.2017.2675923","type":"journal-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T18:31:34Z","timestamp":1491589894000},"page":"1563-1575","source":"Crossref","is-referenced-by-count":16,"title":["A 5.8-Gb\/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory Interface"],"prefix":"10.1109","volume":"52","author":[{"given":"Hyun-Wook","family":"Lim","sequence":"first","affiliation":[]},{"given":"Sung-Won","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jeong-Keun","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Woong-Ki","family":"Min","sequence":"additional","affiliation":[]},{"given":"Sang-Kyu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chang-Hoon","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Jae-Youl","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Gyoo-Cheol","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-1077-7038","authenticated-orcid":false,"given":"Bai-Sun","family":"Kong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681894"},{"key":"ref11","first-page":"340","article-title":"A quad multi-speed serializer\/deserializer with analog adaptive equalization","author":"wang","year":"2004","journal-title":"Symp VLSI Circuits Tech Dig Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916440"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref14","first-page":"112","article-title":"A 3.2 Gb\/s 8b single-ended integrating DFE RX for 2-drop DRAM interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1109\/TCSI.2008.2010099","article-title":"A 2-Gb\/s CMOS integrating two-tap DFE receiver for four-drop singleended signaling","volume":"56","author":"bae","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/TMTT.2004.839326","article-title":"High-speed electrical backplane transmission using duobinary signaling","volume":"53","author":"jeffrey","year":"2005","journal-title":"IEEE Trans Microw Theory Techn"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213512"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CGC.2012.49"},{"key":"ref6","first-page":"68","article-title":"A 6.25 Gb\/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications","author":"payne","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"64","article-title":"A 0.6 to 9.6 Gb\/s binary backplane transceiver core in 0.13- $\\mu$ m CMOS","author":"krishna","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258271"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2014.7036466"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCSS.2012.37"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359665"},{"key":"ref22","first-page":"1","article-title":"A 5.8 Gb\/s adaptive integrating duobinary-based DFE receiver for multi-drop memory interface","author":"lim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"274","article-title":"An 18 Gb\/s duobinary receiver with a CDR-assisted DFE","author":"sunaga","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924224"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062985"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7933283\/07894188.pdf?arnumber=7894188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:19Z","timestamp":1642004119000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7894188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"http:\/\/dx.doi.org\/10.1109\/jssc.2017.2675923","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}
