{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:09:45Z","timestamp":1725610185326},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/isvlsi54635.2022.00031","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T17:31:53Z","timestamp":1667496713000},"page":"104-109","source":"Crossref","is-referenced-by-count":1,"title":["Automated Mapping of Asynchronous Circuits on FPGA under Timing Constraints"],"prefix":"10.1109","author":[{"given":"Gang","family":"Mao","sequence":"first","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}]},{"given":"Fei","family":"Xia","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}]},{"given":"Shengqi","family":"Yu","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}]}],"member":"263","event":{"name":"2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2022,7,4]]},"location":"Nicosia, Cyprus","end":{"date-parts":[[2022,7,6]]}},"container-title":["2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911984\/9911948\/09912057.pdf?arnumber=9912057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,14]],"date-time":"2022-11-14T17:06:49Z","timestamp":1668445609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9912057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isvlsi54635.2022.00031","relation":{},"subject":[],"published":{"date-parts":[[2022,7]]}}}
