{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:37:59Z","timestamp":1725701879237},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181238","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["RL Based Network Accelerator Compiler for Joint Compression Hyper-Parameter Search"],"prefix":"10.1109","author":[{"given":"Xiaoyu","family":"Feng","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University"}]},{"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University"}]},{"given":"Zhe","family":"Yuan","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"article-title":"Pact: Parameterized clipping activation for quantized neural networks","year":"2018","author":"choi","key":"ref11"},{"article-title":"Haq: hardware-aware automated quantization","year":"2018","author":"wang","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","year":"2016","author":"zhou","key":"ref16"},{"article-title":"Parametrized deep q-networks learning: Reinforcement learning with discrete-continuous hybrid action space","year":"2018","author":"xiong","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_23"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_12"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.155"},{"article-title":"Incremental network quantization: Towards lossless cnns with low-precision weights","year":"2017","author":"zhou","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.761"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33015676"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref2","first-page":"2074","article-title":"Learning structured sparsity in deep neural networks","author":"wen","year":"2016","journal-title":"Advances in neural information processing systems"},{"key":"ref1","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","author":"han","year":"2015","journal-title":"Advances in neural information processing systems"},{"article-title":"Rethinking the value of network pruning","year":"2018","author":"liu","key":"ref9"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181238.pdf?arnumber=9181238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:16Z","timestamp":1705352596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":18,"URL":"http:\/\/dx.doi.org\/10.1109\/iscas45731.2020.9181238","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}
