{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:13:53Z","timestamp":1730272433184,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/iscas.2012.6272011","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T12:02:44Z","timestamp":1345636964000},"page":"3226-3229","source":"Crossref","is-referenced-by-count":3,"title":["Stack memory design for a low-cost instruction folding Java processor"],"prefix":"10.1109","author":[{"given":"Zi-Gang","family":"Lin","sequence":"first","affiliation":[]},{"given":"Han-Wen","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Zi-Jing","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Chun-Jen","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"volume":"29","journal-title":"Adapting Tomasulo's Algorithm for Bytecode Folding Based Java Processors","year":"2001","author":"el-kharashi","key":"3"},{"journal-title":"Allowing for ILP in an Embedded Java Processor","first-page":"294","year":"2000","author":"radhakrishnan","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IITA.Workshops.2008.231"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.722273"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(03)00100-6"},{"journal-title":"Real-Time Objects on the Bare Metal An Efficient Hardware Realization of the JavaTM Virtual Machine","first-page":"53","year":"2001","author":"hardin","key":"6"},{"journal-title":"An Accelerator Design for Speedup of Java Execution in Consumer Mobile Devices","first-page":"904","year":"2009","author":"yan","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377901"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378382"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.06.001"},{"key":"11","first-page":"256","article-title":"Multi-port memory design methodology based on block read and write","author":"ji","year":"2007","journal-title":"Proceedings of IEEE Int Conference on Control and Automation"},{"journal-title":"Inside the Java 2 Virtual Machine","year":"2000","author":"venner","key":"12"}],"event":{"name":"2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012","start":{"date-parts":[[2012,5,20]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,5,23]]}},"container-title":["2012 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6257548\/6270389\/06272011.pdf?arnumber=6272011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:28:26Z","timestamp":1490131706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6272011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2012.6272011","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}
