{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:25:30Z","timestamp":1725783930464},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/icecs.2015.7440331","type":"proceedings-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T20:53:22Z","timestamp":1459284802000},"page":"392-395","source":"Crossref","is-referenced-by-count":4,"title":["A XOR-based associative memory block in 28 nm CMOS for interdisciplinary applications"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Annovi","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Baschirotto","sequence":"additional","affiliation":[]},{"given":"Matteo M.","family":"Beretta","sequence":"additional","affiliation":[]},{"given":"Nicolo Vladi","family":"Biesuz","sequence":"additional","affiliation":[]},{"given":"Saverio","family":"Citraro","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Crescioli","sequence":"additional","affiliation":[]},{"given":"Marcello","family":"De Matteis","sequence":"additional","affiliation":[]},{"given":"Federico","family":"Fary","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Frontini","sequence":"additional","affiliation":[]},{"given":"Paola","family":"Giannetti","sequence":"additional","affiliation":[]},{"given":"Valentino","family":"Liberali","sequence":"additional","affiliation":[]},{"given":"Pierluigi","family":"Luciano","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Palla","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Pezzotta","sequence":"additional","affiliation":[]},{"given":"Seyed Ruhollah","family":"Shojaii","sequence":"additional","affiliation":[]},{"given":"Calliope-Louisa","family":"Sotiropoulou","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Stabile","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463629"},{"journal-title":"CERN Geneva Tech Rep CERN-LHCC-2013-018 ATLAS-TDR-023","article-title":"Technical design report for the Phase-I upgrade of the ATLAS TDAQ system","year":"2013","author":"bartoldus","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/9\/11\/C11006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2179670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/3\/08\/S08003"}],"event":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","start":{"date-parts":[[2015,12,6]]},"location":"Cairo","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7430153\/7440163\/07440331.pdf?arnumber=7440331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:15:18Z","timestamp":1490084118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7440331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs.2015.7440331","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}
