{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:09:24Z","timestamp":1730225364655,"version":"3.28.0"},"reference-count":48,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/hpca.2018.00043","type":"proceedings-article","created":{"date-parts":[[2018,3,29]],"date-time":"2018-03-29T16:31:42Z","timestamp":1522341102000},"page":"416-427","source":"Crossref","is-referenced-by-count":21,"title":["D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory"],"prefix":"10.1109","author":[{"given":"Rujia","family":"Wang","sequence":"first","affiliation":[]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.9"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056041"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1147\/JRD.2014.2376112","article-title":"IBM POWER8 Processor Core Microarchitecture","volume":"59","author":"sinharoy","year":"2015","journal-title":"IBM Journal of Research and Development"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485971"},{"journal-title":"IEEE TDSC","article-title":"Design and Implementation of the Ascend Secure Processor","year":"2017","author":"ren","key":"ref31"},{"journal-title":"IACR Cryptology ePrint Archive","article-title":"Ring ORAM: Closing the Gap Between Small and Large Client Storage Oblivious RAM","year":"2014","author":"ren","key":"ref30"},{"journal-title":"Memory Interface Electrical Verification and Debug DDR","year":"2017","author":"tektronix","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782838"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516660"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989106"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.71"},{"journal-title":"IACR Cryptology ePrint Archive","article-title":"Bucket ORAM: Single Online Roundtrip, Constant Bandwidth Oblivious RAM","year":"2015","author":"fletcher","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694353"},{"journal-title":"SPARC64 XIfx Fujitsu's Next Generation Processor for HPC","year":"2014","author":"fujitsu","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28416"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"journal-title":"Workshop on Near-Data Processing","article-title":"A case for near data security","year":"2014","author":"gundu","key":"ref18"},{"journal-title":"Technical report Oracle White Paper 2702877","article-title":"Oracle SPARC T7 and SPARC M7 Server Architecture","year":"2016","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546198"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.21236\/ADA419599"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080230"},{"journal-title":"Tech Rep","article-title":"Usimm: the utah simulated memory module","year":"2012","author":"chatterjee","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.20"},{"journal-title":"Mims Towards A Message Interface Based Memory System","year":"2013","author":"chen","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080232"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237034"},{"journal-title":"2012 memory scheduling championship (msc)","year":"0","key":"ref1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835932"},{"journal-title":"Intel Software Guard Extensions","year":"2013","key":"ref20"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024403"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"journal-title":"Technical Report","article-title":"ISO\/IEC 11889-1: 2009","year":"2013","key":"ref22"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"journal-title":"Technical Report","article-title":"Intel Xeon Processor E7 Family","year":"2017","key":"ref21"},{"journal-title":"ACSAC","article-title":"Covert and Side Channels Due to Processor Architecture","year":"2006","author":"wang","key":"ref42"},{"journal-title":"JEDEC Standard","article-title":"DDR4 SDRAM Specification","year":"2012","key":"ref24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.27"},{"journal-title":"JESD206","article-title":"FBDIMM: Architecture and Protocol","year":"0","key":"ref23"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830787"},{"journal-title":"Kibra 480 Analyzer","year":"2017","author":"lecroy","key":"ref26"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337163","article-title":"BOOM: Enabling mobile memory based low-power server DIMMs","author":"yoon","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"journal-title":"EE Times","article-title":"Micron rolls DDR3 LRDIMM","year":"2009","author":"lapedus","key":"ref25"}],"event":{"name":"2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2018,2,24]]},"location":"Vienna","end":{"date-parts":[[2018,2,28]]}},"container-title":["2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8326505\/8326983\/08327026.pdf?arnumber=8327026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:21:26Z","timestamp":1643160086000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8327026\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/hpca.2018.00043","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}
