{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:08:18Z","timestamp":1730221698406,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/fccm51124.2021.00031","type":"proceedings-article","created":{"date-parts":[[2021,6,3]],"date-time":"2021-06-03T08:15:00Z","timestamp":1622708100000},"page":"195-203","source":"Crossref","is-referenced-by-count":2,"title":["Probabilistic Scheduling in High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Jianyi","family":"Cheng","sequence":"first","affiliation":[]},{"given":"John","family":"Wickerson","sequence":"additional","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"journal-title":"Performance Analysis of Dataflow Architectures Using Timed Coloured Petri Nets","first-page":"269","year":"2000","author":"witlox","key":"ref32"},{"journal-title":"Performance Analysis of Asynchronous Circuits and Systems Using Stochastic Timed Petri Nets","first-page":"239","year":"2000","author":"xie","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"},{"year":"2020","key":"ref37"},{"year":"2020","key":"ref36"},{"year":"2020","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/32.214828"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"journal-title":"FPGAs","article-title":"Compiling occam into Field-Programmable Gate Arrays","year":"1991","author":"page","key":"ref13"},{"year":"2005","key":"ref14","article-title":"Handel-C"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176748"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19951516"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CSD.2001.981773"},{"year":"2020","key":"ref4","article-title":"Xilinx Vitis HLS"},{"key":"ref27","first-page":"164","article-title":"Using unfoldings to avoid the state explosion problem in the verification of asynchronous circuits","author":"mcmillan","year":"1992","journal-title":"Proceedings ofthe Fourth International Workshop on Computer Aided Verification"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.3390\/electronics7120448","article-title":"Improving synchronous dataflow analysis supported by petri net mappings","volume":"7","author":"rocha","year":"2018","journal-title":"Electronics"},{"year":"2020","key":"ref5","article-title":"Intel HLS Compiler"},{"first-page":"186","article-title":"Buffer placement and sizing for high-performance dataflow circuits","year":"0","author":"josipovic","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22110-1_47"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478841"},{"key":"ref9","first-page":"199","article-title":"Signal graphs: from self-timed to timed ones","author":"rosenblum","year":"1985","journal-title":"Proc of the Int Workshop on Timed Petri Nets"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.736132"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337441"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887923"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269025"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996725"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(91)90006-S"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2008914"}],"event":{"name":"2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","start":{"date-parts":[[2021,5,9]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2021,5,12]]}},"container-title":["2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9444021\/9443653\/09444048.pdf?arnumber=9444048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:13Z","timestamp":1652197333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9444048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":37,"URL":"http:\/\/dx.doi.org\/10.1109\/fccm51124.2021.00031","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}
