{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:36:40Z","timestamp":1725770200089},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/dsd.2008.84","type":"proceedings-article","created":{"date-parts":[[2008,11,11]],"date-time":"2008-11-11T13:55:15Z","timestamp":1226411715000},"page":"158-164","source":"Crossref","is-referenced-by-count":5,"title":["A Modular Approach to Model Heterogeneous MPSoC at Cycle Level"],"prefix":"10.1109","author":[{"given":"Matteo","family":"Monchiero","sequence":"first","affiliation":[]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[]},{"given":"Oreste","family":"Villa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1151690.1151691"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.153"},{"journal-title":"Proc of DATE","article-title":"flexible and formal modeling of microprocessors with application to retargetable simulation","year":"2003","author":"qin","key":"13"},{"journal-title":"SESC Simulator","year":"0","author":"renau","key":"14"},{"journal-title":"Proc of PATMOS","article-title":"pirate: a framework for power\/performance exploration of network-on-chip architectures","year":"2004","author":"palermo","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/54.953269"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.826824"},{"journal-title":"SystemC 2 0 User's Guide","year":"2002","key":"5"},{"year":"0","key":"4"},{"article-title":"transaction. level modeling in system level design","year":"2003","author":"cai","key":"9"},{"article-title":"evaluating future microprocessors: the simplescalar tool set","year":"1996","author":"burger","key":"8"}],"event":{"name":"2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools","start":{"date-parts":[[2008,9,3]]},"location":"Parma, Italy","end":{"date-parts":[[2008,9,5]]}},"container-title":["2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4669199\/4669200\/04669232.pdf?arnumber=4669232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:31:14Z","timestamp":1489681874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4669232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dsd.2008.84","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}
