{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:38:54Z","timestamp":1725464334454},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268851","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"214-219","source":"Crossref","is-referenced-by-count":4,"title":["Low static-power frequent-value data caches"],"prefix":"10.1109","author":[{"family":"Chuanjun Zhang","sequence":"first","affiliation":[]},{"family":"Jun Yang","sequence":"additional","affiliation":[]},{"given":"F.","family":"Vahid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"journal-title":"Proc 11th Int l Conf Parallel Architectures and Compilation Techniques","article-title":"Adaptive mode-control: A static-power-efficient cache design","year":"2000","author":"zhou","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176250"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"13","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"COMPAQ Western Research Lab","article-title":"Cacti 3. 0: An integrated cache timing, power, and area model","year":"2001","author":"shivakumar","key":"14"},{"journal-title":"Int Solid-State Circuits Conf","year":"1996","author":"montenaro","key":"11"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/LPE.2000.155259","article-title":"Gated-vdd: A circuit technique to reduce leakage in deep-Submicron Cache Memories","author":"powell","year":"2000","journal-title":"Int Symp on Low Power Electronics and Design"},{"journal-title":"The SimpleScalar Tool Set","year":"1997","author":"burger","key":"3"},{"journal-title":"Journal of Instruction Level Parallelism","article-title":"Selective cache ways: On-demand cache resource allocation","year":"2000","author":"albonesi","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012671"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"journal-title":"Int Symp on Low Power Electronics and Design","article-title":"Way-predictive set-Associative cache for high performance and Low Energy Consumption","year":"1999","author":"inoue","key":"7"},{"journal-title":"Int Symp on Low Power Electronics and Design","article-title":"L1 data cache ecomposition for energy efficiency","year":"2001","author":"huang","key":"6"},{"journal-title":"Personal communication","year":"0","author":"gunther","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1002\/1521-3900(200209)187:1<631::AID-MASY631>3.0.CO;2-L","article-title":"Drowsy instruction caches, leakage power reduction using dynamic voltage scaling and cache sub-bank prediction","author":"kim","year":"2002","journal-title":"Int Symp on Microarchitecture"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268851.pdf?arnumber=1268851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T09:42:14Z","timestamp":1585820534000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268851","relation":{},"subject":[]}}
