{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:44:25Z","timestamp":1729622665629,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/dasip.2017.8122109","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T21:58:24Z","timestamp":1512079104000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Hardware-based architecture for asymmetric numeral systems entropy decoder"],"prefix":"10.1109","author":[{"given":"Seyyed Mahdi","family":"Najmabadi","sequence":"first","affiliation":[]},{"given":"Harsimran Singh","family":"Tungal","sequence":"additional","affiliation":[]},{"given":"Trung-Hieu","family":"Tran","sequence":"additional","affiliation":[]},{"given":"Sven","family":"Simon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/MWSCAS.1996.593169","article-title":"A parallel architecture for arithmetic coding and its vlsi implementation","volume":"3","author":"lee","year":"1996","journal-title":"Circuits and Systems 1996 IEEE 39th Midwest symposium on"},{"key":"ref3","first-page":"168","article-title":"Arithmetic coding in parallel","author":"supol","year":"2004","journal-title":"Stringology Department of Computer Science and Engineering Faculty of Electrical Engineering Czech Technical University"},{"journal-title":"Smaller and faster data compression with zstandard","year":"2016","author":"collet","key":"ref10"},{"journal-title":"Asymmetric numeral systems entropy coding combining speed of huffman coding with compression rate of arithmetic coding","year":"2014","author":"duda","key":"ref6"},{"journal-title":"Lzfse","year":"0","author":"bainville","key":"ref11"},{"journal-title":"Asymmetric numeral systems","year":"2009","author":"duda","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/computation5020024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2015.7306068"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2015.7170048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2004.1281538"},{"year":"0","author":"collet","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902527"}],"event":{"name":"2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2017,9,27]]},"location":"Dresden","end":{"date-parts":[[2017,9,29]]}},"container-title":["2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8114691\/8122106\/08122109.pdf?arnumber=8122109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T05:28:28Z","timestamp":1570426108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8122109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":12,"URL":"http:\/\/dx.doi.org\/10.1109\/dasip.2017.8122109","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}
