{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:07:17Z","timestamp":1729674437593,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858311","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T16:36:54Z","timestamp":1487608614000},"page":"145-150","source":"Crossref","is-referenced-by-count":0,"title":["Fast-extract with cube hashing"],"prefix":"10.1109","author":[{"given":"Bruno","family":"de O. Schmitt","sequence":"first","affiliation":[]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"Victor N.","family":"Kravets","sequence":"additional","affiliation":[]},{"given":"Robert K.","family":"Brayton","sequence":"additional","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Proc IWLS","article-title":"A linear divisor extraction algorithm","year":"2015","author":"mishchenko","key":"ref4"},{"key":"ref3","first-page":"29","article-title":"The decomposition and factorization of Boolean expressions","author":"brayton","year":"1982","journal-title":"Proc Int Symp Circuits Syst"},{"year":"0","key":"ref6","article-title":"ABC: A system for sequential synthesis and verifiation"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2076","DOI":"10.1109\/JPROC.2015.2480891","article-title":"Application of a key-value paradigm to logic decomposition","volume":"103","author":"kravets","year":"2015","journal-title":"Proceedings of the IEEE"},{"article-title":"Memory Prices (1957-2016)","year":"2016","author":"mccallum","key":"ref8"},{"year":"0","key":"ref7","article-title":"Multi-output PLA benchmarks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129967"},{"journal-title":"Intel Corp","article-title":"Microprocessor Quick Reference Guide","year":"2016","key":"ref9"},{"key":"ref1","article-title":"Multi-level logic synthesis","volume":"78","author":"brayton","year":"0","journal-title":"Proc IEEE"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858311.pdf?arnumber=7858311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:58:19Z","timestamp":1498373899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":9,"URL":"http:\/\/dx.doi.org\/10.1109\/aspdac.2017.7858311","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}
