{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:52:20Z","timestamp":1730199140505,"version":"3.28.0"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,24]],"date-time":"2023-10-24T00:00:00Z","timestamp":1698105600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,24]]},"DOI":"10.1109\/asicon58565.2023.10396186","type":"proceedings-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T13:33:59Z","timestamp":1706103239000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Performance-driven Neural Network Compiler for Multi-core Computing-In-Memory Accelerator"],"prefix":"10.1109","author":[{"given":"Bokai","family":"Zeng","sequence":"first","affiliation":[{"name":"Xi’an Jiaotong University,School of Microelectronics,Xi’an,China"}]},{"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"Xi’an Jiaotong University,School of Microelectronics,Xi’an,China"}]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[{"name":"Flash Billion Semiconductor Co. Ltd.,Beijing,China"}]},{"given":"Xiang","family":"Qiu","sequence":"additional","affiliation":[{"name":"East China Normal University,School of Integrated Circuits"}]}],"member":"263","event":{"name":"2023 IEEE 15th International Conference on ASIC (ASICON)","start":{"date-parts":[[2023,10,24]]},"location":"Nanjing, China","end":{"date-parts":[[2023,10,27]]}},"container-title":["2023 IEEE 15th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10395907\/10395930\/10396186.pdf?arnumber=10396186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T13:35:24Z","timestamp":1706103324000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10396186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,24]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/asicon58565.2023.10396186","relation":{},"subject":[],"published":{"date-parts":[[2023,10,24]]}}}
