{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:44:51Z","timestamp":1730198691890,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.1997.606822","type":"proceedings-article","created":{"date-parts":[[2002,11,22]],"date-time":"2002-11-22T18:04:31Z","timestamp":1037988271000},"page":"154-161","source":"Crossref","is-referenced-by-count":1,"title":["Low power CORDIC implementation using redundant number representation"],"prefix":"10.1109","author":[{"given":"C.V.","family":"Schimpfle","sequence":"first","affiliation":[]},{"given":"S.","family":"Simon","sequence":"additional","affiliation":[]},{"given":"J.A.","family":"Nossek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112225"},{"journal-title":"Proc ISLPD","article-title":"Switching Activity Optimization in Digital CMOS Circuits","year":"1996","author":"schlegel","key":"ref3"},{"key":"ref6","first-page":"77","article-title":"CORDIC-based Architectures for the Efficient Implementation of Discrete Wavelet Transforms","author":"simon","year":"0","journal-title":"Proc ISCAS 1996"},{"journal-title":"VLSI Array Processing","year":"1988","author":"kung","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379723"},{"key":"ref1","first-page":"21","article-title":"An Algorithm and Architecture based on Orthonormal ?-Rotations for Computing the EVD. INTEGRATION","volume":"20","author":"g\ufffdtze","year":"1995","journal-title":"Parallel Algorithms and Architectures"}],"event":{"name":"IEEE International Conference on Application-Specific Systems, Architectures and Processors","acronym":"ASAP-97","location":"Zurich, Switzerland"},"container-title":["Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4817\/13318\/00606822.pdf?arnumber=606822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T16:56:49Z","timestamp":1489078609000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/606822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asap.1997.606822","relation":{},"subject":[]}}
