iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.crossref.org/works/10.1109/92.920834
{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T21:46:22Z","timestamp":1709329582259},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1109\/92.920834","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:17:23Z","timestamp":1030213043000},"page":"201-205","source":"Crossref","is-referenced-by-count":16,"title":["Unifying simulation and execution in a design environment for FPGA systems"],"prefix":"10.1109","volume":"9","author":[{"given":"B.L.","family":"Hutchings","sequence":"first","affiliation":[]},{"given":"B.E.","family":"Nelson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"hanono","year":"1995","journal-title":"Innerview hardware debugger A logic analysis tool for the Virtual Wires Emulation System"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1117\/12.221340","article-title":"the teramac configurable custom computer","author":"culbertson","year":"1995","journal-title":"Proc Int Soc Optical Engineering (SPIE) Field Programmable Gate Arrays (FPGAs) Fast Board Development Reconfigurable Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803663"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.486081"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279475"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/19907\/00920834.pdf?arnumber=920834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:33Z","timestamp":1638217053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/920834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":5,"journal-issue":{"issue":"1"},"URL":"http:\/\/dx.doi.org\/10.1109\/92.920834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2001,2]]}}}