{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T23:05:04Z","timestamp":1706051104296},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1996,3,1]],"date-time":"1996-03-01T00:00:00Z","timestamp":825638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[1996,3]]},"DOI":"10.1109\/92.486084","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"98-112","source":"Crossref","is-referenced-by-count":4,"title":["An efficient graph algorithm for FSM scheduling"],"prefix":"10.1109","volume":"4","author":[{"family":"Ti-Yen Yen","sequence":"first","affiliation":[]},{"given":"W.","family":"Wolf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1145\/157485.165042","article-title":"rotation scheduling: a loop pipelining algorithm","author":"chao","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.45870"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.368014"},{"key":"ref13","author":"takach","year":"1993","journal-title":"An automata model for the high-level specification and synthesis of digital circuits and systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580095"},{"key":"ref15","first-page":"1039","article-title":"high-level modeling and synthesis of communicating processes using vhdl","volume":"e76 d","author":"wolf","year":"1993","journal-title":"IEICE Trans Inform Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230028"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1145\/127601.127738","article-title":"Data-path synthesis using path analysis","author":"bergamaschi","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114897"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.62794"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227839"},{"key":"ref27","first-page":"258","article-title":"parallel and pipelined vlsi implementation of signal processing algorithms","author":"dewilde","year":"1985","journal-title":"VLSI and Modern Signal Processing"},{"key":"ref6","author":"aho","year":"1986","journal-title":"Compilers Priniciples Techniques and Tools"},{"key":"ref5","article-title":"a vhdl-based scheduling algorithm for control-flow dominated circuits","author":"o brien","year":"1992","journal-title":"1992 Int Workshop on High-Level Synthesis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.229994"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-69672-5"},{"key":"ref7","author":"cormen","year":"1990","journal-title":"Introduction to Algorithms"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1145\/74382.74434","article-title":"three competing design methodologies for asic's: architectural synthesis, logic synthesis and module generation","author":"keutzer","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52214"},{"key":"ref9","first-page":"142","article-title":"toroidal compaction of symbolic layouts for regular structures","author":"eichenberger","year":"1987","journal-title":"Proc IEEE Int Conf Computer‐ Aided Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.137516"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270022"},{"key":"ref21","volume":"16","author":"zahir","year":"1991","journal-title":"Controller Synthesis for Application Specific Integrated Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270350"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586129"},{"key":"ref26","author":"intel corporation","year":"1990","journal-title":"Microprocessors"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.3169"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/92\/10376\/00486084.pdf?arnumber=486084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:26Z","timestamp":1638217046000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/486084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,3]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/92.486084","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,3]]}}}
