{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:12:52Z","timestamp":1694628772005},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1109\/92.250191","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"441-445","source":"Crossref","is-referenced-by-count":5,"title":["A heuristic for decomposition in multilevel logic optimization"],"prefix":"10.1109","volume":"1","author":[{"given":"V.K.","family":"Singh","sequence":"first","affiliation":[]},{"given":"A.A.","family":"Diwan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/318013.318027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-3649-2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.75627"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.137523"},{"key":"ref7","first-page":"28","article-title":"Area optimization for large circuits by partial collapsing","author":"nakamura","year":"1992","journal-title":"Proc Int l Symp Logic Synthesis and Microprocessor Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref1","first-page":"49","article-title":"The decomposition and factorization of Boolean expressions","author":"brayton","year":"1982","journal-title":"?roc Int Symp Circuits Syst (ISCAS-82)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/92\/6405\/00250191.pdf?arnumber=250191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:25Z","timestamp":1638217045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/250191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":8,"journal-issue":{"issue":"4"},"URL":"http:\/\/dx.doi.org\/10.1109\/92.250191","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}
