iBet uBet
web content aggregator. Adding the entire web to your favor.
Link to original content:
https://api.crossref.org/works/10.1109/5.371965
{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:44:53Z","timestamp":1725540293590},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1995,4,1]],"date-time":"1995-04-01T00:00:00Z","timestamp":796694400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[1995,4]]},"DOI":"10.1109\/5.371965","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"524-543","source":"Crossref","is-referenced-by-count":174,"title":["Trends in low-power RAM circuit technologies"],"prefix":"10.1109","volume":"83","author":[{"given":"K.","family":"Itoh","sequence":"first","affiliation":[]},{"given":"K.","family":"Sasaki","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Nakagome","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"ref38","first-page":"33","article-title":"Two-dimensional power-line selection scheme lor low subthreshold-current multi-gigabit DRAM's","author":"sakata","year":"1993","journal-title":"ESSCIRC Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920550"},{"key":"ref32","first-page":"230","article-title":"A 38 ns 4 Mb DRAM wilh a battery back-up mode","author":"konishi","year":"1989","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref31","first-page":"64","article-title":"A 35 ns 64 Mb DRAM using on-chip boosted power supply","author":"lee","year":"1992","journal-title":"Symp on VLSI Circ Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.62130"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.293118"},{"key":"ref36","first-page":"87","article-title":"Automatic voltage-swing reduction (AVR) scheme for ultra low power DRAM's","author":"tsukude","year":"1994","journal-title":"Symp VLSI Circ Dig Tech Papers"},{"key":"ref35","first-page":"85","article-title":"Self-aligned refresh scheme for VLSI intelligent dynamic RAM's","author":"sawada","year":"1986","journal-title":"Symp VLSI Tech Dig Tech Papers"},{"key":"ref34","first-page":"83","article-title":"Battery operated 16M DRAM wilh post package programmable and variable self refresh","author":"choi","year":"1994","journal-title":"Symp VLSI Circ Dig Tech Papers"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1987.1157185"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920564"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/4.135336"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1994.586239"},{"key":"ref28","first-page":"385","article-title":"(Ba
0.75<\/subscript>Sr
0.25<\/subscript>)TiO
3<\/subscript> films for 256 Mbit DRAM","volume":"e77 c","author":"horikawa","year":"1994","journal-title":"IEICE Trans Electron"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324400"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32884"},{"key":"ref65","first-page":"267","article-title":"Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation","author":"sun","year":"1994","journal-title":"CICC Proc"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280028"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1985.1156769"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052597"},{"key":"ref2","first-page":"799","article-title":"Review and prospects of DRAM technology","volume":"e74 c","author":"nakagome","year":"1991","journal-title":"IEICE Trans Electron"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.102676"},{"key":"ref20","first-page":"1333","article-title":"Stabilization of voltage limiter circuit for high-density DRAM's using pole-zero compensation","volume":"e75 c","author":"tanaka","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229268"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572578"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.98970"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/101.17236"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1988.663708"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051619"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1985.1156873"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200485"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111100"},{"key":"ref57","first-page":"250","article-title":"A 16 Mb CMOS SRAM with a 2.3 \ufffdm
2<\/superscript> single-bit-line memory cell","author":"sasaki","year":"1993","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/4.165331"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572583"},{"key":"ref54","first-page":"174","article-title":"A 15 ns 1 Mb CMOS RAM","author":"sasaki","year":"1988","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/4.98973"},{"key":"ref52","first-page":"60","article-title":"A 10 ?W standby-power 256K CMOS SRAM","author":"kobayashi","year":"1985","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref10","first-page":"1351","article-title":"Low-voltage, low-power ULSI circuit techniques","volume":"e77 c","author":"aoki","year":"1994","journal-title":"IEICE Trans Electron"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.62127"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920532"},{"key":"ref12","first-page":"128","article-title":"A 1 ?A retention 4 Mb SRAM with a thin-film-transistor load cell","author":"hayakawa","year":"1990","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156686"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280088"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051980"},{"key":"ref16","first-page":"468","article-title":"Reviews and prospects of deep sub-micron DRAM technology","author":"itoh","year":"1991","journal-title":"Int Conf Solid-State Devices and Materials"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1989.1037498"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052165"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052198"},{"key":"ref4","first-page":"268","article-title":"A 4 Mb pseudo-SRAM operating at 2.6 \ufffd 1 V with 3 \ufffdA data-retention current","author":"satoh","year":"1991","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.75040"},{"key":"ref6","first-page":"827","article-title":"Reviews and prospects of SRAM technology","volume":"e74","author":"takada","year":"1991","journal-title":"IEICE Trans"},{"key":"ref5","author":"sze","year":"1981","journal-title":"Physics of Semiconductor Devices"},{"key":"ref8","first-page":"214","article-title":"A 15 ns 16Mb CMOS SRAM with reduced voltage amplitude data bus","author":"matsumiya","year":"1992","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"292","article-title":"High-speed, low-voltage design for high-performance static RAM's","author":"sasaki","year":"1993","journal-title":"Proc Tech Papers VLSI Tech Syst and Appi"},{"key":"ref49","first-page":"20","article-title":"A 25 ns 16 * 1 static RAM","author":"tsujide","year":"1981","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052538"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48277"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1983.1156503"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052259"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/4.62126"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.245594"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280089"},{"key":"ref44","first-page":"260","article-title":"A 42 ns 1 Mb CMOS SRAM","author":"minato","year":"1987","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344697"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/5\/8511\/00371965.pdf?arnumber=371965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:58Z","timestamp":1638216478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/371965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,4]]},"references-count":67,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/5.371965","relation":{},"ISSN":["0018-9219"],"issn-type":[{"value":"0018-9219","type":"print"}],"subject":[],"published":{"date-parts":[[1995,4]]}}}
