{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T15:30:03Z","timestamp":1694619003892},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1988,1,1]],"date-time":"1988-01-01T00:00:00Z","timestamp":567993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1988]]},"DOI":"10.1109\/43.3220","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"887-896","source":"Crossref","is-referenced-by-count":2,"title":["A technique for pull-up transistor folding"],"prefix":"10.1109","volume":"7","author":[{"given":"C.","family":"Lursinsap","sequence":"first","affiliation":[]},{"given":"D.D.","family":"Gajski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Methods for cell compilation with constraints","author":"lursinsap","year":"1985","journal-title":"Proc Int Conf on Computer Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269996"},{"key":"ref6","author":"demicheli","year":"1982","journal-title":"PLEASURE A computer program for simple\/multiple constrained\/unconstrained folding of programmable logic arrays"},{"key":"ref5","author":"lursinsap","year":"1985","journal-title":"Methods for cell compilation with constraints"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585493"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585387"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270213"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/183\/00003220.pdf?arnumber=3220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:11:42Z","timestamp":1638216702000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/3220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988]]},"references-count":8,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/43.3220","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1988]]}}}
