{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,24]],"date-time":"2024-08-24T09:27:30Z","timestamp":1724491650237},"reference-count":24,"publisher":"Institution of Engineering and Technology (IET)","issue":"4","license":[{"start":{"date-parts":[[2018,3,28]],"date-time":"2018-03-28T00:00:00Z","timestamp":1522195200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2018,3,28]],"date-time":"2018-03-28T00:00:00Z","timestamp":1522195200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Circuits, Devices & Systems"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1049\/iet-cds.2017.0426","type":"journal-article","created":{"date-parts":[[2018,1,6]],"date-time":"2018-01-06T02:22:09Z","timestamp":1515205329000},"page":"315-325","source":"Crossref","is-referenced-by-count":11,"title":["Bit\u2010parallel systolic multiplier over for irreducible trinomials with ASIC and FPGA implementations"],"prefix":"10.1049","volume":"12","author":[{"given":"Sudha Ellison","family":"Mathe","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication EngineeringNational Institute of TechnologyWarangalTelangana506004India"}]},{"given":"Lakshmi","family":"Boppana","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication EngineeringNational Institute of TechnologyWarangalTelangana506004India"}]}],"member":"265","published-online":{"date-parts":[[2018,3,28]]},"reference":[{"key":"e_1_2_6_2_2","first-page":"1","volume-title":"Applied cryptography","author":"Schneier B.","year":"1996"},{"key":"e_1_2_6_3_2","unstructured":"FIPS PUB 46\u20103: \u2018Data encryption standard (DES)\u2019 1977"},{"key":"e_1_2_6_4_2","unstructured":"FIPS PUB 197: \u2018Advanced encryption standard (AES)\u2019 2001"},{"key":"e_1_2_6_5_2","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1987-0866109-5"},{"key":"e_1_2_6_6_2","first-page":"417","volume-title":"Lecture Notes in Computer Science","author":"Miller V.S.","year":"1986"},{"key":"e_1_2_6_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"e_1_2_6_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.919757"},{"key":"e_1_2_6_9_2","volume-title":"Field theory","author":"Roman S.","year":"2006"},{"key":"e_1_2_6_10_2","unstructured":"Seroussi G.: \u2018Table of low\u2010weight binary irreducible polynomials\u2019.Technical Report Hewlett\u2010Packard Laboratories\u201098\u2010135 August 1998"},{"issue":"3","key":"e_1_2_6_11_2","first-page":"828","article-title":"Low\u2010latency bit\u2010parallel systolic multiplier for irreducible with","volume":"55","author":"Lee C.Y.","year":"2008","journal-title":"IEICE Trans. Fundam."},{"key":"e_1_2_6_12_2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030061"},{"key":"e_1_2_6_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2006.343995"},{"key":"e_1_2_6_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.147"},{"key":"e_1_2_6_15_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-007-9003-0"},{"key":"e_1_2_6_16_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060314"},{"key":"e_1_2_6_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916622"},{"key":"e_1_2_6_18_2","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.6.1470"},{"key":"e_1_2_6_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICGEC.2011.63"},{"key":"e_1_2_6_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387681"},{"key":"e_1_2_6_21_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10440-006-9047-0"},{"key":"e_1_2_6_22_2","first-page":"139","volume-title":"Cryptographic algorithms on reconfigurable hardware","author":"Rodriguez\u2010Henriquez F.","year":"2006"},{"key":"e_1_2_6_23_2","volume-title":"VLSI digital signal processing systems: design and implementation","author":"Parhi K.K.","year":"2007"},{"key":"e_1_2_6_24_2","unstructured":"\u2018Recommended elliptic curves for federal government use\u2019. Available athttp:\/\/delta.cs.cinvestav.mx\/francisco\/cripto\/NISTReCur.pdf accessed 3 October 2017"},{"key":"e_1_2_6_25_2","unstructured":"\u2018Electronic Components Datasheet\u2019. Available athttp:\/\/www.alldatasheet.com\/ accessed 3 October 2017"}],"container-title":["IET Circuits, Devices & Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2017.0426","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cds.2017.0426","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2017.0426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,15]],"date-time":"2021-01-15T21:19:55Z","timestamp":1610745595000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cds.2017.0426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,28]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,7]]}},"alternative-id":["10.1049\/iet-cds.2017.0426"],"URL":"https:\/\/doi.org\/10.1049\/iet-cds.2017.0426","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"value":"1751-858X","type":"print"},{"value":"1751-8598","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,28]]}}}
