{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T21:03:54Z","timestamp":1648847034442},"reference-count":13,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1016\/s0167-8191(97)00101-4","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T23:18:22Z","timestamp":1027639102000},"page":"205-219","source":"Crossref","is-referenced-by-count":1,"title":["Empirical models of miss rates"],"prefix":"10.1016","volume":"24","author":[{"given":"Kangwoo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Michel","family":"Dubois","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(97)00101-4_BIB1","unstructured":"V.A. Aho, J.E. Hopcroft, J.D. Ullman, Data Structures and Algorithms, Addison-Wesley Publishing Company, 1983."},{"key":"10.1016\/S0167-8191(97)00101-4_BIB2","doi-asserted-by":"crossref","unstructured":"M. Brorsson, F. Dahlgren, H. Nilsson, P. Stenstrom, The CacheMire test bench \u2013 A flexible and effective approach for simulation of multiprocessors, in: Proc. of 26th Ann. IEEE International Simulation Symposium, April 1993, pp. 41\u201349.","DOI":"10.1109\/SIMSYM.1993.639054"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB3","doi-asserted-by":"crossref","unstructured":"M. Dubois, F.A. Briggs, Effects of cache coherency in multiprocessors, in: Proc. of 9th Ann. International Symposium on Computer Architecture, May 1982, pp. 299\u2013308.","DOI":"10.1145\/1067649.801739"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB4","doi-asserted-by":"crossref","unstructured":"M. Dubois, J.C. Wang, Shared block contention in a cache coherence protocol, IEEE Transactions on Computers 40 (5) (1991).","DOI":"10.1109\/12.88487"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB5","doi-asserted-by":"crossref","unstructured":"M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, P. Stenstrom, Detection and elimination of useless misses in multiprocessors, in: Proc. of 20th Ann. International Symposium on Computer Architecture, May 1993, pp. 88\u201397.","DOI":"10.1145\/173682.165145"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB6","unstructured":"D. Ferrari, Computer Systems Performance Evaluation, Prentice-Hall, 1978."},{"key":"10.1016\/S0167-8191(97)00101-4_BIB7","unstructured":"R.L. Launer, G.N. Wilkinson, Robustness in Statistics, Academic Press, 1978."},{"key":"10.1016\/S0167-8191(97)00101-4_BIB8","unstructured":"W.I. Press, B.P. Flannery, S.A. Teukolsky, W.T. Vetterling, Numerical Recipes, Cambridge University Press, 1986."},{"key":"10.1016\/S0167-8191(97)00101-4_BIB9","doi-asserted-by":"crossref","unstructured":"E. Rothberg, J.P. Singh, A. Gupta, Working sets, cache sizes, and node granularity issues for large-scale multiprocessors, in: Proc. of 20th Ann. International Symposium on Computer Architecture, May 1993, pp. 14\u201325.","DOI":"10.1145\/165123.165126"},{"issue":"1","key":"10.1016\/S0167-8191(97)00101-4_BIB10","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"Computer Architecture News"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB11","doi-asserted-by":"crossref","unstructured":"J.P. Singh, J.L. Hennessy, A. Gupta, Scaling parallel programs for multiprocessors: Methodology and examples, IEEE Computer (1993) 42\u201350.","DOI":"10.1109\/MC.1993.274941"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB12","doi-asserted-by":"crossref","unstructured":"J. Tsai, A. Agarwal, Analyzing multiprocessor cache behavior through data reference modeling, in: Proc. of ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, May 1990, pp. 236\u2013247.","DOI":"10.1145\/166962.167021"},{"key":"10.1016\/S0167-8191(97)00101-4_BIB13","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: Characterization and methodological consideration, in: Proc. of 22nd Ann. International Symposium on Computer Architecture, May 1995, pp. 24\u201336.","DOI":"10.1145\/223982.223990"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819197001014?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819197001014?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,29]],"date-time":"2020-01-29T04:47:38Z","timestamp":1580273258000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819197001014"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["S0167819197001014"],"URL":"http:\/\/dx.doi.org\/10.1016\/s0167-8191(97)00101-4","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}
