{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T17:58:46Z","timestamp":1698861526443},"reference-count":24,"publisher":"Elsevier BV","issue":"9","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1016\/j.parco.2013.05.002","type":"journal-article","created":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T20:02:15Z","timestamp":1370116935000},"page":"408-423","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Avoiding request\u2013request type message-dependent deadlocks in networks-on-chips"],"prefix":"10.1016","volume":"39","author":[{"given":"Xiaohang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Peng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Mei","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yingtao","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.parco.2013.05.002_b0005","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TPDS.2005.22","article-title":"NoC synthesis flow for customized domain specific multiprocessor Systems-on-Chip","volume":"16","author":"Bertozzi","year":"2005","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.parco.2013.05.002_b0010","doi-asserted-by":"crossref","unstructured":"R. Rajkumar, L. Sha, J.P. Lehoczky, Real-time synchronization protocols for multiprocessors, in: Proc Real-Time Systems Symp, 1988, pp. 259\u2013269.","DOI":"10.1109\/REAL.1988.51121"},{"key":"10.1016\/j.parco.2013.05.002_b0015","doi-asserted-by":"crossref","unstructured":"A.H. Ghamarian, M. Geilen, S. Stuijk, T. Basten, A. Moonen, M. Bekooij, B. Theelen, M. Mousavi, Throughput analysis of synchronous data flow graphs, in: Proc Application of Concurrency to System Design(ACSD), IEEE, 2006, pp. 25\u201334.","DOI":"10.1109\/ACSD.2006.33"},{"key":"10.1016\/j.parco.2013.05.002_b0020","unstructured":"N.K. Kavaldjiev, A run-time reconfigurable Network-on-Chip for streaming DSP applications, Phd thesis, University of Twente, 2007."},{"key":"10.1016\/j.parco.2013.05.002_b0025","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/s10766-007-0032-7","article-title":"A fast and accurate technique for mapping parallel applications on stream-oriented MPSoC platforms with communication awareness","volume":"36","author":"Ruggiero","year":"2008","journal-title":"Int. J. Parallel Program."},{"key":"10.1016\/j.parco.2013.05.002_b0030","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy-and performance-aware mapping for regular NoC architectures","volume":"24","author":"Hu","year":"2005","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.parco.2013.05.002_b0035","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/TPDS.2008.106","article-title":"Application specific routing algorithms for networks on chip","volume":"20","author":"Palesi","year":"2009","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.parco.2013.05.002_b0040","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2007\/95859","article-title":"Avoiding message-dependent deadlock in network-based Systems-on-Chip","volume":"2007","author":"Hansson","year":"2007","journal-title":"VLSI Design"},{"key":"10.1016\/j.parco.2013.05.002_b0045","series-title":"Interconnection Networks an Engineering Approach","author":"Duato","year":"2002"},{"key":"10.1016\/j.parco.2013.05.002_b0050","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/1-4020-3454-7_4","article-title":"Dataflow analysis for real-time embedded multiprocessor system design","volume":"3","author":"Bekooij","year":"2006","journal-title":"Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices"},{"key":"10.1016\/j.parco.2013.05.002_b0055","doi-asserted-by":"crossref","unstructured":"T.C. Huang, U.Y. Ogras, R. Marculescu, Virtual channels planning for networks-on-chip, in: Proc 8th Int\u2019l Symp Quality Electronic Design IEEE, 2007, pp. 879\u2013884.","DOI":"10.1109\/ISQED.2007.169"},{"key":"10.1016\/j.parco.2013.05.002_b0060","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","article-title":"Outstanding research problems in NoC Design: system, microarchitecture, and circuit perspectives","volume":"28","author":"Marculescu","year":"2009","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.parco.2013.05.002_b0065","doi-asserted-by":"crossref","first-page":"109","DOI":"10.5019\/j.ijcir.2005.29","article-title":"Mapping cores on network-on-chip","volume":"1","author":"Ascia","year":"2005","journal-title":"Int. J. Comput. Intell. Res."},{"key":"10.1016\/j.parco.2013.05.002_b0070","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1736065.1736066","article-title":"A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints","volume":"7","author":"Wang","year":"2010","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"10.1016\/j.parco.2013.05.002_b0075","series-title":"Proc 3rd ACM\/IEEE Int\u2019l Symp on Networks-on-Chip","first-page":"193","article-title":"CTC: an end-to-end flow control protocol for multi-core systems-on-chip","author":"Concer","year":"2009"},{"key":"10.1016\/j.parco.2013.05.002_b0080","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/TPDS.2003.1189584","article-title":"A progressive approach to handling message-dependent deadlock in parallel computer systems","volume":"14","author":"Song","year":"2003","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.parco.2013.05.002_b0085","series-title":"Proc ACM\/IEEE Int\u2019l Symp Networks-on-Chip","first-page":"17","article-title":"Comparison of deadlock recovery and avoidance mechanisms to approach message dependent deadlocks in on-chip Networks","author":"Lankes","year":"2010"},{"key":"10.1016\/j.parco.2013.05.002_b0090","series-title":"Principles and practices of interconnection networks","author":"Dally","year":"2004"},{"key":"10.1016\/j.parco.2013.05.002_b0095","series-title":"Computers and Intractability: a guide to the theory of NP-completeness","author":"Garey","year":"1979"},{"key":"10.1016\/j.parco.2013.05.002_b0100","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1007\/s101070100260","article-title":"Approximating the single source unsplittable min-cost flow problem","volume":"91","author":"Skutella","year":"2002","journal-title":"Math. Program."},{"key":"10.1016\/j.parco.2013.05.002_b0105","unstructured":"lp solve 5.5 available: lpsolve.sourceforge.net\/5.5\/."},{"key":"10.1016\/j.parco.2013.05.002_b0110","unstructured":"T264 available: www.sourceforge.net\/projects\/t264\/."},{"key":"10.1016\/j.parco.2013.05.002_b0115","unstructured":"Noxim available: www.sourceforge.net\/Noxim."},{"key":"10.1016\/j.parco.2013.05.002_b0120","unstructured":"E. Zitzler, M. Laumanns, L. Thiele, SPEA2: Improving the strength Pareto evolutionary algorithm, in: Proc. Evolutionary Methods for Design, Optimization and Control with Applications to Industrial Problems, 2001, pp. 95\u2013100."}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819113000689?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819113000689?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,7,14]],"date-time":"2019-07-14T11:01:52Z","timestamp":1563102112000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819113000689"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":24,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["S0167819113000689"],"URL":"http:\/\/dx.doi.org\/10.1016\/j.parco.2013.05.002","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2013,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Avoiding request\u2013request type message-dependent deadlocks in networks-on-chips","name":"articletitle","label":"Article Title"},{"value":"Parallel Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.parco.2013.05.002","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}
