{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T16:30:18Z","timestamp":1732033818175},"reference-count":42,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1016\/j.microrel.2011.04.016","type":"journal-article","created":{"date-parts":[[2011,5,11]],"date-time":"2011-05-11T02:14:11Z","timestamp":1305080051000},"page":"312-320","source":"Crossref","is-referenced-by-count":113,"title":["Wafer-level Cu\u2013Cu bonding technology"],"prefix":"10.1016","volume":"52","author":[{"given":"Ya-Sheng","family":"Tang","sequence":"first","affiliation":[]},{"given":"Yao-Jen","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Kuan-Neng","family":"Chen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.microrel.2011.04.016_b0005","unstructured":"Reif Rafael, Fan Andy, Chen Kuan-Neng, Das Shamik. Fabrication technologies for three-dimensional integrated circuits. In: Proceedings of the international symposium on quality electronic design (ISQED); 2002. p. 33."},{"issue":"10","key":"10.1016\/j.microrel.2011.04.016_b0010","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1149\/1.1390894","article-title":"Copper wafer bonding","volume":"2","author":"Fan","year":"1999","journal-title":"Electrochem Solid-State Lett"},{"key":"10.1016\/j.microrel.2011.04.016_b0015","unstructured":"McMahon JJ, Lu J-Q, Gutmann RJ. Wafer bonding of damascene-patterned metal\/adhesive redistribution layers for via-first three-dimensional (3D) interconnect. In: Proceedings of electron components and technology (ECTC); 2005. p. 331\u20136."},{"issue":"2","key":"10.1016\/j.microrel.2011.04.016_b0020","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1116\/1.1537716","article-title":"Room temperature Cu\u2013Cu direct bonding using surface activated bonding method","volume":"21","author":"Kim","year":"2003","journal-title":"J Vac Sci Technol A"},{"key":"10.1016\/j.microrel.2011.04.016_b0025","first-page":"1828","article-title":"Room temperature ultra-fine pitch and low-profiled Cu electrodes for bumpless interconnect","author":"Shigetou","year":"2003","journal-title":"Transducers"},{"key":"10.1016\/j.microrel.2011.04.016_b0030","first-page":"323","author":"Suga","year":"1993","journal-title":"Ceram Trans"},{"issue":"15","key":"10.1016\/j.microrel.2011.04.016_b0035","doi-asserted-by":"crossref","first-page":"151919","DOI":"10.1063\/1.2720297","article-title":"Formation of Cu\u2013Cu interfaces with ideal adhesive strength via room temperature pressure bonding in ultrahigh vacuum","volume":"90","author":"Tadepalli","year":"2007","journal-title":"Appl Phys Lett"},{"issue":"20","key":"10.1016\/j.microrel.2011.04.016_b0040","doi-asserted-by":"crossref","first-page":"3774","DOI":"10.1063\/1.1521240","article-title":"Microstructure evolution and abnormal grain growth during copper wafer bonding","volume":"81","author":"Chen","year":"2002","journal-title":"Appl Phys Lett"},{"issue":"2","key":"10.1016\/j.microrel.2011.04.016_b0045","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1007\/BF02692440","article-title":"Bonding parameters of blanket copper wafer bonding","volume":"35","author":"Chen","year":"2006","journal-title":"J Electron Mater"},{"key":"10.1016\/j.microrel.2011.04.016_b0050","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/s11664-001-0039-6","article-title":"Microstructure examination of copper wafer bonding","volume":"30","author":"Chen","year":"2001","journal-title":"J Electron Mater"},{"key":"10.1016\/j.microrel.2011.04.016_b0055","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1016\/0956-716X(92)90513-E","volume":"27","author":"Sanchez","year":"1992","journal-title":"Scr Metall Mater"},{"key":"10.1016\/j.microrel.2011.04.016_b0060","doi-asserted-by":"crossref","first-page":"657","DOI":"10.1016\/0022-5096(96)00022-1","volume":"44","author":"Thompson","year":"1996","journal-title":"J Mech Phys Solids"},{"key":"10.1016\/j.microrel.2011.04.016_b0065","unstructured":"Chen KN et al. Improved manufacturability of cu bond pads and implementation of seal design in 3D integrated circuits and packages. In: 23rd international VLSI multilevel interconnection (VMIC) conference, Fremont, CA; September 25\u201328, 2006."},{"key":"10.1016\/j.microrel.2011.04.016_b0070","doi-asserted-by":"crossref","unstructured":"Chen KN et al. Structure design and process control for Cu bonded interconnects in 3d integrated circuits. 2006 Int Electron Dev Meet (IEDM) 2006:367\u201370.","DOI":"10.1109\/IEDM.2006.346785"},{"issue":"12","key":"10.1016\/j.microrel.2011.04.016_b0075","doi-asserted-by":"crossref","first-page":"1371","DOI":"10.1007\/s11664-003-0103-5","article-title":"Temperature and duration effect on microstructure evolution during copper wafer bonding","volume":"32","author":"Chen","year":"2003","journal-title":"J Electron Mater"},{"issue":"1","key":"10.1016\/j.microrel.2011.04.016_b0080","doi-asserted-by":"crossref","first-page":"G14","DOI":"10.1149\/1.1626994","article-title":"Morphology and bond strength of copper wafer bonding","volume":"7","author":"Chen","year":"2004","journal-title":"Electrochem Solid-State Lett"},{"key":"10.1016\/j.microrel.2011.04.016_b0085","doi-asserted-by":"crossref","unstructured":"Chen KN et al. Processing development and bonding quality investigations of silicon layer stack using copper wafer bonding. Appl Phys Lett 2005;87(3):031909-1\u2013031909-3.","DOI":"10.1063\/1.1995943"},{"issue":"6","key":"10.1016\/j.microrel.2011.04.016_b0090","doi-asserted-by":"crossref","first-page":"G147","DOI":"10.1149\/1.1904506","article-title":"Multi-layer silicon layer stacking based on copper wafer bonding","volume":"8","author":"Tan","year":"2005","journal-title":"Electrochem Solid-State Lett"},{"key":"10.1016\/j.microrel.2011.04.016_b0095","first-page":"193","article-title":"Silicon layer stacking enabled by wafer bonding","volume":"970","author":"Tan","year":"2007","journal-title":"Mater Res Soc Symp Proc"},{"key":"10.1016\/j.microrel.2011.04.016_b0100","doi-asserted-by":"crossref","unstructured":"Jourdain A, Stoukatch S, De Moor P, et al. Simultaneous Cu\u2013Cu and compliant dielectric bonding for 3D stacking of ICs. In: Proceedings of international interconnect technology conference (IITC); 2007. p. 207\u20139.","DOI":"10.1109\/IITC.2007.382391"},{"key":"10.1016\/j.microrel.2011.04.016_b0105","doi-asserted-by":"crossref","unstructured":"Lu J-Q, Lu McMahon JJ, Gutmann RJ. 3D integration using adhesive, metal, and metal\/adhesive as wafer-level bonding interfaces. In: Materials and technologies for 3-D integration, materials research society symposium proceedings, vol. 1112; 2008. p. 69\u201380.","DOI":"10.1557\/PROC-1112-E02-01"},{"key":"10.1016\/j.microrel.2011.04.016_b0110","unstructured":"Fei L et al. A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid cu-adhesive bonding. 2008 International electron devices meeting (IEDM), San Francisco CA; December 15\u201317, 2008."},{"key":"10.1016\/j.microrel.2011.04.016_b0115","unstructured":"Roy RR et al. Reliability of a 300-mm-compatible 3DI technology based on hybrid Cu-adhesive wafer bonding. 2009 Symposia on VLSI technology and circuits, Kyoto, Japan; June 15\u201318, 2009."},{"key":"10.1016\/j.microrel.2011.04.016_b0120","unstructured":"Enquist P. Direct bond interconnect (DBI) \u2013 a multidimensional technology for multi-dimensional ICs. 3D architecture for semiconductor integration and packaging; 2009."},{"issue":"5","key":"10.1016\/j.microrel.2011.04.016_b0125","doi-asserted-by":"crossref","first-page":"1082","DOI":"10.1007\/BF02692570","article-title":"Investigations of strength of copper bonded wafers with several quantitative and qualitative tests","volume":"35","author":"Chen","year":"2006","journal-title":"J Electron Mater"},{"issue":"1","key":"10.1016\/j.microrel.2011.04.016_b0130","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/LED.2003.821591","article-title":"Contact resistance measurement of bonded copper interconnects for three-dimensional integration technology","volume":"25","author":"Chen","year":"2004","journal-title":"IEEE Electron Dev Lett"},{"key":"10.1016\/j.microrel.2011.04.016_b0135","unstructured":"Schwartz GC. Handbook of semiconductor interconnection technology. New York: Marcel Dekker; 1998. p. 187."},{"key":"10.1016\/j.microrel.2011.04.016_b0140","unstructured":"Rabaey J. Digital integrated circuits, vol. 465. Englewood Cliffs, NJ: Prentice Hall; 1996."},{"key":"10.1016\/j.microrel.2011.04.016_b0145","doi-asserted-by":"crossref","unstructured":"Wang Pei-I, Lee Sang Hwui, Parker Thomas C, Frey Michael D, Karabacak Tansel, Lu Jian-Qiang, Lu Toh-Ming. Low temperature wafer bonding by copper nanorod array. Electrochem Solid-State Lett 2009;12(4):H138\u201341.","DOI":"10.1149\/1.3075900"},{"key":"10.1016\/j.microrel.2011.04.016_b0150","doi-asserted-by":"crossref","unstructured":"Benkart P, Kaiser A, Munding A, et al. 3D Chip stack technology using through-chip interconnects. IEEE Des Test Comput 2005;22(6):512.","DOI":"10.1109\/MDT.2005.125"},{"key":"10.1016\/j.microrel.2011.04.016_b0155","doi-asserted-by":"crossref","unstructured":"Lee Byunghoon, Park Jongseo, Sing Junghyun, Kwon Kee-Won, Lee Hoo-Jeong. Effects of bonding temperature and pressure on the electrical resistance of Cu\/Sn\/Cu joints for 3D integration applications. J Electon Mater 2011;40(3):324\u20139.","DOI":"10.1007\/s11664-010-1460-5"},{"key":"10.1016\/j.microrel.2011.04.016_b0160","doi-asserted-by":"crossref","unstructured":"Gueguen P, Di Cioccio LDI, Rivoire M, et al. Copper direct bonding for 3D integration. In: Proceedings of the IEEE IITC conference; 2008. p. 61\u20133.","DOI":"10.1109\/IITC.2008.4546926"},{"key":"10.1016\/j.microrel.2011.04.016_b0165","doi-asserted-by":"crossref","unstructured":"He Ate, Osborn Tyler, Allen Sue Ann Bidstrup, Kohl Paul A. Low-temperature bonding of copper pillars for all-copper chip-to-substrate interconnections. Electrochem Solid-State Lett 2006;9(12):C192\u20135.","DOI":"10.1149\/1.2353905"},{"key":"10.1016\/j.microrel.2011.04.016_b0170","doi-asserted-by":"crossref","unstructured":"Lim DF, Singh SG, Ang XF, et al. Achieving low temperature Cu to Cu diffusion bonding with self assembly monolayer (SAM) passivation. IEEE Int Conf 3D Syst Integrat 2009;5306545.","DOI":"10.1109\/3DIC.2009.5306545"},{"key":"10.1016\/j.microrel.2011.04.016_b0175","unstructured":"Lim DF, Singh SG, Ang, XF, et al. Application of self assembly monolayer (SAM) in lowering the process temperature during Cu\u2013Cu diffusion bonding of 3D IC, In: Microsystems, Packaging, Assembly and Circuits Technology Conference. IMPACT 2009, 4th International, p. 68\u201371."},{"issue":"19","key":"10.1016\/j.microrel.2011.04.016_b0180","doi-asserted-by":"crossref","first-page":"192108","DOI":"10.1063\/1.3263154","article-title":"Cu\u2013Cu diffusion bonding enhancement at low temperature by surface passivation using self-assembled monolayer of alkane-thiol","volume":"95","author":"Tan","year":"2009","journal-title":"Appl Phys Lett"},{"key":"10.1016\/j.microrel.2011.04.016_b0185","unstructured":"Reif R, Tan CS, Fan A, et al. 3-D Interconnects using Cu wafer bonding: technology and applications. Adv Metallizat Conf 2002:37\u201345."},{"key":"10.1016\/j.microrel.2011.04.016_b0190","unstructured":"Reif R, Tan CS, Fan A, et al. Technology and applications of three-dimensional integration. 206th Electrochemical society fall meeting; 2004. p. 261\u201376."},{"key":"10.1016\/j.microrel.2011.04.016_b0195","doi-asserted-by":"crossref","unstructured":"Ruythooren W, Beltran A, Labie R. Cu\u2013Cu bonding alternative to solder based micro-bumping. In: Electronics packaging technology conference. EPTC 2007, Singapore; 10\u201312 December 2007. p. 315\u20138.","DOI":"10.1109\/EPTC.2007.4469706"},{"key":"10.1016\/j.microrel.2011.04.016_b0200","doi-asserted-by":"crossref","unstructured":"Henry D, Charbonnier J, Chausse P, Jacquet F, Aventurier B, Brunet-Manquat C, Lapras V, Anciant R, Sillon N. Through silicon vias technology for CMOS image sensors packaging: presentation of technology and electrical results. Electron Packag Technol Conf; 2008. p. 35\u201344.","DOI":"10.1109\/EPTC.2008.4763409"},{"key":"10.1016\/j.microrel.2011.04.016_b0205","doi-asserted-by":"crossref","unstructured":"Koyanagi Mitsumasa, Fukushima Takafumi, Tanaka Tetsu. Three-dimensional integration technology and integrated systems. In: Proceedings of the 2009 Asia and south pacific design automation conference (ASP-DAC); 2009. p. 409\u201315.","DOI":"10.1109\/ASPDAC.2009.4796515"},{"key":"10.1016\/j.microrel.2011.04.016_b0210","doi-asserted-by":"crossref","unstructured":"Morrow PR, Park C-M, Ramanathan S, Kobrinsky MJ, Harmes M. Three-dimensional wafer stacking via Cu\u2013Cu bonding integrated with 65-nm strained-Si\/low-k CMOS technology. IEEE Elec Dev Lett 2006;27(5):335\u20137.","DOI":"10.1109\/LED.2006.873424"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271411001405?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271411001405?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,6,10]],"date-time":"2019-06-10T17:56:05Z","timestamp":1560189365000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271411001405"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["S0026271411001405"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2011.04.016","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}
