iBet uBet web content aggregator. Adding the entire web to your favor.
iBet uBet web content aggregator. Adding the entire web to your favor.



Link to original content: https://api.crossref.org/works/10.1016/J.MICPRO.2019.102863
{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,23]],"date-time":"2024-07-23T00:16:52Z","timestamp":1721693812768},"reference-count":24,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100008530","name":"European Regional Development Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1016\/j.micpro.2019.102863","type":"journal-article","created":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T15:43:59Z","timestamp":1566834239000},"page":"102863","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":10,"special_numbering":"C","title":["An efficient multi-parameter approach for FPGA hardware Trojan detection"],"prefix":"10.1016","volume":"71","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-4758-2349","authenticated-orcid":false,"given":"Apostolos P.","family":"Fournaris","sequence":"first","affiliation":[]},{"given":"Lampros","family":"Pyrgas","sequence":"additional","affiliation":[]},{"given":"Paris","family":"Kitsos","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.micpro.2019.102863_bib0001","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MDT.2010.7","article-title":"A survey of hardware Trojan taxonomy and detection","volume":"27","author":"Tehranipoor","year":"2010","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/j.micpro.2019.102863_bib0002","series-title":"IEEE Int. Symp. Circuits Syst. (ISCAS)","first-page":"2050","article-title":"Hardware security assurance in emerging IoT applications","author":"Dofe","year":"2016"},{"issue":"12","key":"10.1016\/j.micpro.2019.102863_bib0003","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1109\/TVLSI.2009.2029117","article-title":"A sensitivity analysis of power signal methods for detecting hardware Trojans under real process and environmental conditions","volume":"18","author":"Rad","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.micpro.2019.102863_bib0004","series-title":"IEEE Int. High Level Design Validation Test Workshop (HLDVT)","first-page":"166","article-title":"Hardware Trojan: threats and emerging solutions","author":"Chakraborty","year":"2009"},{"key":"10.1016\/j.micpro.2019.102863_bib0005","series-title":"2nd EUROMICRO\/IEEE Workshop on Embedded and Cyber-Physical Systems (ECYPS 2014)","article-title":"Towards a hardware Trojan detection methodology","author":"Kitsos","year":"2014"},{"key":"10.1016\/j.micpro.2019.102863_bib0006","series-title":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"2021","article-title":"A survey on hardware Trojan detection techniques","author":"Bhasin","year":"2015"},{"key":"10.1016\/j.micpro.2019.102863_bib0007","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1016\/j.vlsi.2016.01.004","article-title":"A survey of hardware Trojan threat and defense","volume":"55","author":"Li","year":"2016","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.micpro.2019.102863_bib0008","series-title":"10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","first-page":"1","article-title":"On the limitations of logic testing for detecting hardware Trojans horses","author":"Flottes","year":"2015"},{"key":"10.1016\/j.micpro.2019.102863_bib0009","series-title":"2015 European Conference on Circuit Theory and Design (ECCTD)","first-page":"1","article-title":"Hardware property checker for run-time hardware Trojan detection","author":"Ngo","year":"2015"},{"key":"10.1016\/j.micpro.2019.102863_bib0010","article-title":"Practical evaluation of protected residue number system scalar multiplication","volume":"1","author":"Papachristodoulou","year":"2019","journal-title":"IACR Trans. Cryptograph. Hardw. Embed. Syst. (TCHES) J."},{"key":"10.1016\/j.micpro.2019.102863_bib0011","series-title":"proc. of IEEE International Symposium on Hardware Oriented Security and Trust 2018 (IEEE HOST 2018)","article-title":"A flexible leakage trace collection setup for arbitrary cryptographic IP cores","author":"Moschos","year":"2018"},{"key":"10.1016\/j.micpro.2019.102863_bib0012","series-title":"2012 IEEE International Symposium on Hardware-Oriented Security and Trust","first-page":"55","article-title":"HTOutlier: hardware Trojan detection with side-channel signature outlier identification","author":"Zhang","year":"2012"},{"key":"10.1016\/j.micpro.2019.102863_bib0013","series-title":"26th IEEE International Symposium on Software Reliability Engineering (ISSRE 2015)","first-page":"69","article-title":"Exciting FPGA cryptographic Trojans using combinatorial testing","author":"Kitsos","year":"2015"},{"key":"10.1016\/j.micpro.2019.102863_bib0014","series-title":"19th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2016)","first-page":"200","article-title":"Efficient triggering of Trojan hardware logic","author":"Voyiatzis","year":"2016"},{"key":"10.1016\/j.micpro.2019.102863_bib0015","series-title":"International Conference on Field Programmable Logic and Applications","first-page":"397","article-title":"Towards a unique FPGA-based identification circuit using process variations","author":"Yu","year":"2009"},{"key":"10.1016\/j.micpro.2019.102863_bib0016","series-title":"Design, Automation & Test in Europe 2011","first-page":"1","article-title":"RON: an on-chip ring oscillator network for hardware Trojan detection","author":"Zhang","year":"2011"},{"issue":"1","key":"10.1016\/j.micpro.2019.102863_bib0017","doi-asserted-by":"crossref","DOI":"10.1145\/2133352.2133353","article-title":"Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems","volume":"5","author":"Zick","year":"2012","journal-title":"ACM Trans. Reconfig. Tech. Syst."},{"key":"10.1016\/j.micpro.2019.102863_bib0018","series-title":"20th Euromicro Conference on Digital Systems (DSD'17)","article-title":"Thermal sensor based hardware Trojan detection in FPGAs","author":"Pyrgas","year":"2017"},{"key":"10.1016\/j.micpro.2019.102863_bib0019","series-title":"14th International Symposium on Applied Reconfigurable Computing (ARC 2018)","article-title":"A hybrid FPGA Trojan detection technique based-on combinatorial testing and on-chip sensing","author":"Pyrgas","year":"2018"},{"key":"10.1016\/j.micpro.2019.102863_bib0020","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.vlsi.2016.12.007","article-title":"Performance evaluation metrics for ring-oscillator-based temperature sensors on FPGAs: a quality factor","volume":"57","author":"Rahmanikia","year":"2017","journal-title":"Integr. VLSI J."},{"issue":"10","key":"10.1016\/j.micpro.2019.102863_bib0021","doi-asserted-by":"crossref","first-page":"2939","DOI":"10.1109\/TVLSI.2017.2727985","article-title":"Hardware Trojan detection through chip-free electromagnetic side-channel statistical analysis","volume":"25","author":"He","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.micpro.2019.102863_bib0022","series-title":"Proceedings of the the 51st Annual Design Automation Conference on Design Automation Conference - DAC \u201914","first-page":"1","article-title":"Hardware Trojan detection through golden chip-free statistical side-channel fingerprinting","author":"Liu","year":"2014"},{"key":"10.1016\/j.micpro.2019.102863_bib0023","unstructured":"https:\/\/opencores.org\/project, aes_core."},{"key":"10.1016\/j.micpro.2019.102863_bib0024","unstructured":"https:\/\/www.xilinx.com\/products\/boards-and-kits\/1-54wqge.html."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933118305106?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933118305106?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T15:36:19Z","timestamp":1721662579000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933118305106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":24,"alternative-id":["S0141933118305106"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2019.102863","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2019,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An efficient multi-parameter approach for FPGA hardware Trojan detection","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2019.102863","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2019 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"102863"}}