{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T14:20:12Z","timestamp":1720189212739},"reference-count":43,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1016\/j.micpro.2018.10.007","type":"journal-article","created":{"date-parts":[[2018,11,2]],"date-time":"2018-11-02T00:13:47Z","timestamp":1541117627000},"page":"101-119","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"special_numbering":"C","title":["Memory management of safety-critical hard real-time systems designed in SystemJ"],"prefix":"10.1016","volume":"64","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-7524-8292","authenticated-orcid":false,"given":"Avinash","family":"Malik","sequence":"first","affiliation":[]},{"given":"HeeJong","family":"Park","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Nadeem","sequence":"additional","affiliation":[]},{"given":"Zoran","family":"Salcic","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.micpro.2018.10.007_bib0001","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","article-title":"The Esterel synchronous programming language: design, semantics and implementation","volume":"19","author":"Berry","year":"1992","journal-title":"Sci. Comput. Program."},{"key":"10.1016\/j.micpro.2018.10.007_bib0002","series-title":"Computer Aided Verification","first-page":"127","article-title":"Safety property verification of Esterel programs and applications to telecommunications software","author":"Jagadeesan","year":"1995"},{"issue":"4","key":"10.1016\/j.micpro.2018.10.007_bib0003","first-page":"317","article-title":"SystemJ: a GALS language for system level design","volume":"36","author":"Malik","year":"2010","journal-title":"Els. J. Comput. Lang. Syst. Struct."},{"issue":"4","key":"10.1016\/j.micpro.2018.10.007_bib0004","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1016\/j.entcs.2008.05.011","article-title":"Worst case reaction time analysis of concurrent reactive programs","volume":"203","author":"Boldt","year":"2008","journal-title":"Electron Notes Theor. Comput. Sci."},{"key":"10.1016\/j.micpro.2018.10.007_bib0005","series-title":"International Conference on Compilers, Architecture, and Synthesis for Embedded Systems","first-page":"205","article-title":"Tight WCRT analysis of synchronous C programs","author":"Roop","year":"2009"},{"issue":"16","key":"10.1016\/j.micpro.2018.10.007_bib0006","doi-asserted-by":"crossref","first-page":"2269","DOI":"10.1002\/cpe.2921","article-title":"Design and analysis of a hard real-time garbage collector for a Java chip multi-processor","volume":"25","author":"Puffitsch","year":"2013","journal-title":"Concurr. Comput."},{"issue":"3","key":"10.1016\/j.micpro.2018.10.007_bib0007","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1007\/s11241-010-9095-4","article-title":"Scheduling of hard real-time garbage collection","volume":"45","author":"Schoeberl","year":"2010","journal-title":"Real-Time Syst."},{"key":"10.1016\/j.micpro.2018.10.007_bib0008","series-title":"Proceedings of the 4th International Workshop on Java Technologies for Real-time and Embedded Systems (JTRES 2006)","first-page":"202","article-title":"Wcet analysis for a java processor","author":"Schoeberl","year":"2006"},{"key":"10.1016\/j.micpro.2018.10.007_bib0009","series-title":"Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems","first-page":"2","article-title":"Worst-case memory consumption analysis for SCJ","author":"Andersen","year":"2013"},{"issue":"8","key":"10.1016\/j.micpro.2018.10.007_bib0010","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating sequential processes","volume":"21","author":"Hoare","year":"1978","journal-title":"Commun. ACM"},{"issue":"1s","key":"10.1016\/j.micpro.2018.10.007_bib0011","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1145\/2435227.2435254","article-title":"GALS-HMP: a heterogeneous multiprocessor for embedded applications","volume":"12","author":"Salcic","year":"2013","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2018.10.007_bib0012","series-title":"Proceedings of the 48th Design Automation Conference","first-page":"1038","article-title":"RJOP: a customized Java processor for reactive embedded systems","author":"Nadeem","year":"2011"},{"key":"10.1016\/j.micpro.2018.10.007_bib0013","series-title":"Proceedings of the 12th International Workshop on Java Technologies for Real-time and Embedded Systems, JTRES 2014, Niagara Falls, NY, USA, October 13\u201314, 2014","first-page":"37","article-title":"The Cardiac Pacemaker: SystemJ versus Safety Critical Java","author":"Park","year":"2014"},{"key":"10.1016\/j.micpro.2018.10.007_bib0014","series-title":"2014\u202fIEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, Chongqing, China, August 20\u201322, 2014","first-page":"1","article-title":"TACO: a scalable framework for timing analysis and code optimization of synchronous programs","author":"Li","year":"2014"},{"key":"10.1016\/j.micpro.2018.10.007_bib0015","series-title":"Workshop on Java Technologies for Real-Time and Embedded Systems","article-title":"JOP: a Java optimized processor","author":"Schoberl","year":"2003"},{"key":"10.1016\/j.micpro.2018.10.007_sbref0016","series-title":"Proceedings of the 12th IEEE Reconfigurable Architecture Workshop (RAW2005)","article-title":"Design and implementation of an efficient stack machine","author":"Schoeberl","year":"2005"},{"key":"10.1016\/j.micpro.2018.10.007_bib0017","series-title":"On the Move to Meaningful Internet Systems 2004: Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES 2004)","first-page":"371","article-title":"A time predictable instruction cache for a java processor","volume":"vol. 3292","author":"Schoeberl","year":"2004"},{"key":"10.1016\/j.micpro.2018.10.007_bib0018","series-title":"Euro-Par 2010\/HeteroPar 2010, Ischia-Naples, Italy","article-title":"Max-plus algebra and discrete event simulation on parallel hierarchical heterogeneous platforms","author":"Becker","year":"2010"},{"key":"10.1016\/j.micpro.2018.10.007_sbref0019","series-title":"Technical Report 0912","article-title":"Tight WCRT Analysis of Synchronous C Programs","author":"Roop","year":"2009"},{"key":"10.1016\/j.micpro.2018.10.007_bib0020","series-title":"Design, Automation and Test in Europe, DATE 2011, Grenoble, France, March 14\u201318, 2011","first-page":"204","article-title":"Pruning infeasible paths for tight WCRT analysis of synchronous programs","author":"Andalam","year":"2011"},{"issue":"2\u20133","key":"10.1016\/j.micpro.2018.10.007_bib0021","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1023\/A:1008141130870","article-title":"Fast and precise wcet prediction by separated cache and path analyses","volume":"18","author":"Theiling","year":"2000","journal-title":"Real-Time Syst."},{"key":"10.1016\/j.micpro.2018.10.007_bib0022","series-title":"International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM-RT 2004. Revised Lectures","first-page":"200","article-title":"A tutorial on uppaal","volume":"vol. 3185","author":"Behrmann","year":"2004"},{"key":"10.1016\/j.micpro.2018.10.007_bib0023","series-title":"Advanced Compiler Design Implementation","author":"Muchnick","year":"1997"},{"key":"10.1016\/j.micpro.2018.10.007_bib0024","series-title":"ACM Sigplan Notices","first-page":"1","article-title":"Escape analysis for Java","volume":"34","author":"Choi","year":"1999"},{"key":"10.1016\/j.micpro.2018.10.007_bib0025","series-title":"Java Virtual Machine","author":"Meyer","year":"1997"},{"key":"10.1016\/j.micpro.2018.10.007_bib0026","series-title":"Languages and Compilers for Parallel Computing","first-page":"234","article-title":"Flow-insensitive interprocedural alias analysis in the presence of pointers","author":"Burke","year":"1995"},{"key":"10.1016\/j.micpro.2018.10.007_bib0027","series-title":"ACM Sigplan Notices","first-page":"146","article-title":"Schism: fragmentation-tolerant real-time garbage collection","volume":"45","author":"Pizlo","year":"2010"},{"key":"10.1016\/j.micpro.2018.10.007_bib0028","series-title":"JOP: A Java Optimized Processor for Embedded Real-Time Systems, Ph.D. thesis","author":"Schoeberl","year":"2005"},{"key":"10.1016\/j.micpro.2018.10.007_bib0029","series-title":"AucklandGC: A Real-Time Garbage Collector for the Java Optimized Processor, Master\u2019s thesis","author":"Pathirana","year":"2013"},{"key":"10.1016\/j.micpro.2018.10.007_sbref0030","author":"JSR 302: Safety Critical Java Technology","year":"2013"},{"issue":"4","key":"10.1016\/j.micpro.2018.10.007_bib0031","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1145\/359460.359470","article-title":"List processing in real time on a serial computer","volume":"21","author":"Baker Jr","year":"1978","journal-title":"Commun. ACM"},{"key":"10.1016\/j.micpro.2018.10.007_bib0032","series-title":"ACM SIGPLAN Notices","first-page":"33","article-title":"A study of concurrent real-time garbage collectors","volume":"43(6)","author":"Pizlo","year":"2008"},{"key":"10.1016\/j.micpro.2018.10.007_bib0033","series-title":"Computational Engineering in Systems Applications, CESA","first-page":"19","article-title":"Representation and analysis of reactive behaviors: a synchronous approach","volume":"vol. 96","author":"Charles","year":"1996"},{"key":"10.1016\/j.micpro.2018.10.007_bib0034","series-title":"2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2014","article-title":"Time Square \u2013 marriage of real-time and logical-time in GALS and synchronous languages","author":"Park","year":"2014"},{"key":"10.1016\/j.micpro.2018.10.007_bib0035","series-title":"SYNCHRON09","first-page":"55","article-title":"Delays in esterel","author":"Bourke12","year":"2009"},{"key":"10.1016\/j.micpro.2018.10.007_bib0036","unstructured":"WCRT Benchmarks, (https:\/\/bitbucket.org\/amal029\/sysjexamples\/src). Last accessed - 22.08.2017."},{"key":"10.1016\/j.micpro.2018.10.007_bib0037","series-title":"ACM SIGPLAN Notices","article-title":"Memory management with explicit regions","volume":"33(5)","author":"Gay","year":"1998"},{"key":"10.1016\/j.micpro.2018.10.007_bib0038","series-title":"Proceedings of the 6th international symposium on Memory management","first-page":"15","article-title":"Detecting and eliminating memory leaks using cyclic memory allocation","author":"Nguyen","year":"2007"},{"issue":"5\u20136","key":"10.1016\/j.micpro.2018.10.007_bib0039","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1002\/cpe.843","article-title":"Ravenscar-Java: a high-integrity profile for real-time Java","volume":"17","author":"Kwon","year":"2005","journal-title":"Concurr. Comput."},{"issue":"6","key":"10.1016\/j.micpro.2018.10.007_bib0040","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/2.846318","article-title":"The real-time specification for java","volume":"33","author":"Bollella","year":"2000","journal-title":"Computer"},{"key":"10.1016\/j.micpro.2018.10.007_bib0041","series-title":"Proceedings of the ACM SIGPLAN Langauges, Compilers, and Tools for Embedded Systems","article-title":"Time-triggered garbage collection","author":"Gestegard-Robertz","year":"2003"},{"key":"10.1016\/j.micpro.2018.10.007_bib0042","series-title":"Real-Time Systems Symposium, 2009, RTSS 2009. 30th IEEE","first-page":"81","article-title":"Scheduling hard real-time garbage collection","author":"Kalibera","year":"2009"},{"key":"10.1016\/j.micpro.2018.10.007_bib0043","series-title":"2017 IEEE 20th International Symposium on Real-Time Distributed Computing (ISORC)","first-page":"84","article-title":"A dynamic memory management unit for real time systems","author":"Harvey-Lees-Green","year":"2017"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193311830348X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193311830348X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,1,2]],"date-time":"2019-01-02T09:20:16Z","timestamp":1546420816000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S014193311830348X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":43,"alternative-id":["S014193311830348X"],"URL":"http:\/\/dx.doi.org\/10.1016\/j.micpro.2018.10.007","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2019,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Memory management of safety-critical hard real-time systems designed in SystemJ","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2018.10.007","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2018 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}
