{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T13:54:08Z","timestamp":1720187648951},"reference-count":22,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"name":"MSIP"},{"DOI":"10.13039\/501100003665","name":"NIPA","doi-asserted-by":"crossref","award":["NIPA-2014-H0301-14-1018"],"id":[{"id":"10.13039\/501100003665","id-type":"DOI","asserted-by":"crossref"}]},{"name":"MSIP\/IITP","award":["B0101-15-0661"]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1016\/j.micpro.2016.01.009","type":"journal-article","created":{"date-parts":[[2016,1,27]],"date-time":"2016-01-27T22:47:30Z","timestamp":1453934850000},"page":"47-58","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"special_numbering":"C","title":["SoPHy+: Programming model and software platform for hybrid resource management of many-core accelerators"],"prefix":"10.1016","volume":"43","author":[{"given":"Taeyoung","family":"Kim","sequence":"first","affiliation":[]},{"given":"Jintaek","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Sungchan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Soonhoi","family":"Ha","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2016.01.009_bib0001","series-title":"Proceedings of the 50th Annual Design Automation Conference","first-page":"1","article-title":"Distributed run-time resource management for malleable applications on many-core platforms","author":"Anagnostopoulos","year":"2013"},{"key":"10.1016\/j.micpro.2016.01.009_bib0002","series-title":"Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops and PhD Forum","first-page":"1587","article-title":"The Pheet: task-scheduling framework on the Intel\u00ae Xeon Phi coprocessor and other multicore architectures","author":"Wimmer","year":"2013"},{"issue":"1","key":"10.1016\/j.micpro.2016.01.009_bib0003","article-title":"Accelerating throughput-aware run-time mapping for heterogeneous MPSoCs","volume":"18","author":"Sing","year":"2013","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.micpro.2016.01.009_bib0004","series-title":"Proceedings of the 50th Annual Design Automation Conference","article-title":"A scenario-based run-time task mapping algorithm for MPSoCs","author":"Quan","year":"2013"},{"key":"10.1016\/j.micpro.2016.01.009_bib0005","series-title":"Proceedings of the 50th Annual Design Automation Conference","article-title":"Mapping on multi\/many-core systems: survey of current and emerging trends","author":"Singh","year":"2013"},{"issue":"9","key":"10.1016\/j.micpro.2016.01.009_bib0006","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","article-title":"Synchronous data flow","volume":"75","author":"Lee","year":"1987","journal-title":"Proc. IEEE."},{"key":"10.1016\/j.micpro.2016.01.009_bib0007","series-title":"Proceedings of IEEE 12th Symposium on Embedded Systems for Real-time Multimedia","first-page":"12","article-title":"Software platform for hybrid resource management of a many-core accelerator for multimedia application","author":"Kim","year":"2014"},{"key":"10.1016\/j.micpro.2016.01.009_bib0008","series-title":"Proceedings of IEEE 11th Symposium on Embedded Systems for Real-time Multimedia","first-page":"51","article-title":"Efficient run-time resource management of a manycore accelerator for stream-based applications","author":"Lee","year":"2013"},{"issue":"4","key":"10.1016\/j.micpro.2016.01.009_bib0009","article-title":"Dynamic behavior specification and dynamic mapping for real-time embedded systems: HOPES approach","volume":"13","author":"Jung","year":"2014","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2016.01.009_bib0010","unstructured":"Groups.csail.mit.edu. StreamIt. http:\/\/groups.csail.mit.edu\/cag\/streamit\/ (accessed 03.02.16)."},{"key":"10.1016\/j.micpro.2016.01.009_bib0011","unstructured":"Intel. Intel Xeon Phi Product Family. http:\/\/www.intel.com\/content\/www\/us\/en\/high-performance-computing\/high-performance-xeon-phi-coprocessor-brief.html (accessed 03.02.16)."},{"key":"10.1016\/j.micpro.2016.01.009_bib0012","unstructured":"Adapteva. Ephiphany Multicore Intellectual Property. http:\/\/www.adapteva.com\/epiphany-multicore-intellectual-property\/ (accessed 03.02.16)."},{"key":"10.1016\/j.micpro.2016.01.009_bib0013","unstructured":"Intel. Intel\u00ae Xeon Phi\u2122 Coprocessor \u2013 The Architecture. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-codename-knights-corner (accessed 03.02.16)."},{"key":"10.1016\/j.micpro.2016.01.009_bib0014","series-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","first-page":"72","article-title":"The PARSEC benchmark suite: characterization and architectural implications","author":"Bienia","year":"2008"},{"key":"10.1016\/j.micpro.2016.01.009_bib0015","series-title":"Proceedings of the Tenth IEEE International Conference on Computer Vision","first-page":"1508","article-title":"Fusing points and lines for high performance tracking","volume":"vol.2","author":"Rosten","year":"2005"},{"key":"10.1016\/j.micpro.2016.01.009_bib0016","series-title":"Multiprocessor System-on-Chip Hardware Design and Tool Integration","first-page":"241","article-title":"Invasive computing: an overview","author":"Teich","year":"2011"},{"key":"10.1016\/j.micpro.2016.01.009_bib0017","series-title":"Proceedings of Design Automation and Test in Europe","first-page":"983","article-title":"P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator","author":"Benini","year":"2012"},{"key":"10.1016\/j.micpro.2016.01.009_bib0018","series-title":"Proceedings of the 49th Annual Design Automation Conference","first-page":"259","article-title":"Self-aware computing in the Angstrom processor","author":"Hoffmann","year":"2012"},{"key":"10.1016\/j.micpro.2016.01.009_bib0019","series-title":"Proceedings of 2nd USENIX Workshop on Hot Topics in Parallelism","article-title":"Resource management in the tessellation manycore OS","author":"Colmenares","year":"2010"},{"key":"10.1016\/j.micpro.2016.01.009_bib0020","series-title":"Proceedings of 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip","first-page":"1","article-title":"A RTRM proposal for multi\/many-core platforms and reconfigurable applications","author":"Bellasi","year":"2012"},{"key":"10.1016\/j.micpro.2016.01.009_bib0021","unstructured":"Tilera. TILE-Gx Processors. http:\/\/www.tilera.com\/products\/?ezchip=585&spage=614 (accessed 03.02.16)."},{"key":"10.1016\/j.micpro.2016.01.009_bib0022","unstructured":"Kalray. Products-Kalray. http:\/\/www.kalrayinc.com\/kalray\/products\/#processors (accessed 03.02.16)."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116000120?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116000120?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,9,15]],"date-time":"2018-09-15T23:29:19Z","timestamp":1537054159000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933116000120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":22,"alternative-id":["S0141933116000120"],"URL":"http:\/\/dx.doi.org\/10.1016\/j.micpro.2016.01.009","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"SoPHy+: Programming model and software platform for hybrid resource management of many-core accelerators","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2016.01.009","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2016 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}
