{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,8]],"date-time":"2023-09-08T17:32:52Z","timestamp":1694194372677},"reference-count":53,"publisher":"Elsevier BV","issue":"1","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1016\/j.micpro.2013.11.009","type":"journal-article","created":{"date-parts":[[2013,11,23]],"date-time":"2013-11-23T17:00:42Z","timestamp":1385226042000},"page":"53-63","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":19,"title":["Unified reliability estimation and management of NoC based chip multiprocessors"],"prefix":"10.1016","volume":"38","author":[{"given":"Alexandre Yasuo","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"Cristinel","family":"Ababei","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"6","key":"10.1016\/j.micpro.2013.11.009_b0005","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2005.110","article-title":"Designing reliable systems from unreliable components: the challenges of transistor variability and degradation","volume":"25","author":"Borkar","year":"2005","journal-title":"IEEE Micro"},{"key":"10.1016\/j.micpro.2013.11.009_b0010","doi-asserted-by":"crossref","unstructured":"A. DeHon, H.M. Quinn, N.P. Carter, Vision for cross-layer optimization to address the dual challenges of energy and reliability, in: ACM\/IEEE Design Automation and Test in Europe Conf. (DATE), 2010.","DOI":"10.1109\/DATE.2010.5456959"},{"key":"10.1016\/j.micpro.2013.11.009_b0015","doi-asserted-by":"crossref","unstructured":"S. Borkar, Thousand core chips: a technology perspective, in: ACM\/IEEE Design Automation Conf. (DAC), 2007.","DOI":"10.1145\/1278480.1278667"},{"key":"10.1016\/j.micpro.2013.11.009_b0020","unstructured":"The International Technology Roadmap for Semiconductors (ITRS), 2011. ."},{"key":"10.1016\/j.micpro.2013.11.009_b0025","doi-asserted-by":"crossref","unstructured":"A.Y. Yamamoto, C. Ababei, Unified system level reliability evaluation methodology for multiprocessor systems-on-chip, IEEE Int. Green Computing Conference (IGCC), 2012.","DOI":"10.1109\/IGCC.2012.6322282"},{"key":"10.1016\/j.micpro.2013.11.009_b0030","unstructured":"Jayanth Srinivasan, Lifetime reliability aware microprocessors, Ph.D. Thesis, University of Illinois at Urbana-Champaign, 2006."},{"key":"10.1016\/j.micpro.2013.11.009_b0040","doi-asserted-by":"crossref","unstructured":"J. Shin, V. Zyuban, Z. Hu, J. Rivers, P. Bose, A framework for architecture-level lifetime reliability modeling, in: IEEE\/IFIP Int. Conf. on Dependable Systems and Networks (DSN), 2007.","DOI":"10.1109\/DSN.2007.8"},{"issue":"1","key":"10.1016\/j.micpro.2013.11.009_b0045","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1166\/jolpe.2006.007","article-title":"Analysis and optimization of MPSoC reliability","volume":"2","author":"Coskun","year":"2006","journal-title":"J. Low Power Electr."},{"issue":"5","key":"10.1016\/j.micpro.2013.11.009_b0050","first-page":"2008","article-title":"Application-specific MPSoC reliability optimization","volume":"16","author":"Gu","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"key":"10.1016\/j.micpro.2013.11.009_b0055","doi-asserted-by":"crossref","unstructured":"Y. Xiang, T. Chantem, R. Dick, X.S. Hu, L. Shang, System level reliability modeling for MPSoCs, in: IEEE\/ACM\/IFIP Int. Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), 2010.","DOI":"10.1145\/1878961.1879013"},{"key":"10.1016\/j.micpro.2013.11.009_b0060","doi-asserted-by":"crossref","DOI":"10.1016\/j.comnet.2010.03.005","article-title":"Resilience and survivability in communication networks: strategies, principles, survey of disciplines","author":"Sterbenz","year":"2010","journal-title":"Comput. Networks"},{"key":"10.1016\/j.micpro.2013.11.009_b0065","doi-asserted-by":"crossref","unstructured":"A. Dalirsani, M. Hosseinabady, Z. Navabi, An analytical model for reliability evaluation of NoC architectures, in: IEEE Int. on-Line Testing Symposium (IOLTS), 2007.","DOI":"10.1109\/IOLTS.2007.13"},{"key":"10.1016\/j.micpro.2013.11.009_b0070","doi-asserted-by":"crossref","unstructured":"H. Elmiligi, A.A. Morgan, M.W. El-Kharashi, F. Gebali, A reliability-aware design methodology for networks-on-chip applications, in: IEEE Int. Conf. on Design and Technology of Integrated Systems in Nanoscale Era, 2009.","DOI":"10.1109\/DTIS.2009.4938035"},{"key":"10.1016\/j.micpro.2013.11.009_b0075","doi-asserted-by":"crossref","unstructured":"C. Ababei, H. Sajjadi Kia, O.P. Yadav, J. Hu, Energy and reliability oriented mapping for regular networks-on-chip, in: ACM\/IEEE Int. Symposium on Networks-on-Chip (NOCS), 2011.","DOI":"10.1145\/1999946.1999966"},{"key":"10.1016\/j.micpro.2013.11.009_b0080","unstructured":"Failure Mechanisms and Models for Semiconductor Devices, JEDEC Publication JEP122E, 2009."},{"issue":"1","key":"10.1016\/j.micpro.2013.11.009_b0085","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/TVLSI.2003.820533","article-title":"Managing power consumption in networks on chips","volume":"12","author":"Simunic","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"key":"10.1016\/j.micpro.2013.11.009_b0090","doi-asserted-by":"crossref","unstructured":"Y. Wang, K. Ma, X. Wang, Temperature-constrained power control for chip multiprocessors with online model estimation, in: ACM\/IEEE Int. Symp. on Computer Architecture (ISCA), 2009.","DOI":"10.1145\/1555754.1555794"},{"key":"10.1016\/j.micpro.2013.11.009_b0095","doi-asserted-by":"crossref","unstructured":"Y. Wang, Q. Xie, A. Ammari, M. Pedram, Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification, in: ACM\/IEEE Design Automation Conf. (DAC), 2011.","DOI":"10.1145\/2024724.2024735"},{"key":"10.1016\/j.micpro.2013.11.009_b0100","doi-asserted-by":"crossref","unstructured":"P. Bogdan, S. Jain, R. Tornero, R. Marculescu, An optimal control approach to power management for multi-voltage and frequency islands multiprocessor platforms under highly variable workloads, in: ACM\/IEEE Int. Symp. on Networks-on-Chip (NOCS), 2012.","DOI":"10.1109\/NOCS.2012.32"},{"key":"10.1016\/j.micpro.2013.11.009_b0105","doi-asserted-by":"crossref","unstructured":"J. Donald and M. Martonosi, Techniques for multicore thermal management: classification and new exploration, in: ACM\/IEEE Int. Symp. on Computer Architecture (ISCA), 2006.","DOI":"10.1109\/ISCA.2006.39"},{"issue":"10","key":"10.1016\/j.micpro.2013.11.009_b0110","doi-asserted-by":"crossref","first-page":"1503","DOI":"10.1109\/TCAD.2009.2026357","article-title":"Utilizing predictors for efficient thermal management in multiprocessor SoCs","volume":"28","author":"Coskun","year":"2009","journal-title":"IEEE Trans. CAD Integr. Circuits Syst. (TCAD)"},{"key":"10.1016\/j.micpro.2013.11.009_b0115","doi-asserted-by":"crossref","unstructured":"Y. Zhang and A. Srivastava, Adaptive and autonomous thermal tracking for high performance computing systems, in: ACM\/IEEE Design Automation Conf. (DAC), 2010.","DOI":"10.1145\/1837274.1837293"},{"key":"10.1016\/j.micpro.2013.11.009_b0120","doi-asserted-by":"crossref","unstructured":"P. Kumar, D. Atienza, Run-time adaptable on-chip thermal triggers, in: ACM\/IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), 2011.","DOI":"10.1109\/ASPDAC.2011.5722194"},{"key":"10.1016\/j.micpro.2013.11.009_b0125","doi-asserted-by":"crossref","unstructured":"R. Jayaseelan, T. Mitra, Dynamic thermal management via architectural adaptation, in: ACM\/IEEE Design Automation Conf. (DAC), 2009.","DOI":"10.1145\/1629911.1630038"},{"issue":"10","key":"10.1016\/j.micpro.2013.11.009_b0130","doi-asserted-by":"crossref","first-page":"1758","DOI":"10.1109\/TVLSI.2011.2162348","article-title":"A multi-agent framework for thermal aware task migration in many-core systems","volume":"20","author":"Ge","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"issue":"3","key":"10.1016\/j.micpro.2013.11.009_b0135","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.2004.1274005","article-title":"Making typical silicon matter with Razor","volume":"37","author":"Austin","year":"2004","journal-title":"IEEE Comput."},{"issue":"6","key":"10.1016\/j.micpro.2013.11.009_b0140","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MM.2005.114","article-title":"Improved thermal management with reliability banking","volume":"25","author":"Lu","year":"2005","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/j.micpro.2013.11.009_b0145","article-title":"Multi-mechanism reliability modeling and management in dynamic systems","volume":"16","author":"Karl","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"key":"10.1016\/j.micpro.2013.11.009_b0150","doi-asserted-by":"crossref","unstructured":"S. Feng, S. Gupta, A. Ansari, S. Mahlke, Maestro: orchestrating lifetime reliability in chip multiprocessors, in: Int. Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC), 2010.","DOI":"10.1007\/978-3-642-11515-8_15"},{"key":"10.1016\/j.micpro.2013.11.009_b0155","doi-asserted-by":"crossref","unstructured":"A. Tiwari, J. Torrellas, Facelift: hiding and slowing down aging in multicores, in: ACM\/IEEE Int. Symp. on Microarchitecture (MICRO), 2008.","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"10.1016\/j.micpro.2013.11.009_b0160","unstructured":"C. Zhuo, D. Sylvester, D. Blaauw, Process variation and temperature-aware reliability management, in: ACM\/IEEE Design Automation and Test in Europe Conf. (DATE), 2010."},{"key":"10.1016\/j.micpro.2013.11.009_b0165","doi-asserted-by":"crossref","DOI":"10.1145\/2492101.1555369","article-title":"Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors","author":"Coskun","year":"2009","journal-title":"SIGMETRICS\/Perform."},{"key":"10.1016\/j.micpro.2013.11.009_b0170","doi-asserted-by":"crossref","unstructured":"J. Sun, A.K. Kodi, A. Louri, J.M. Wang, NBTI aware workload balancing in multi-core systems, in: IEEE Int. Symp. on Quality Electronic Design (ISQED), 2009.","DOI":"10.1109\/ISQED.2009.4810400"},{"key":"10.1016\/j.micpro.2013.11.009_b0175","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.462.0265","article-title":"Reliability limits for the gate insulator in CMOS technology","volume":"46","author":"Stathis","year":"2002","journal-title":"IBM J. Res. Develop."},{"issue":"11","key":"10.1016\/j.micpro.2013.11.009_b0180","doi-asserted-by":"crossref","first-page":"1787","DOI":"10.1016\/S0038-1101(02)00151-X","article-title":"Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate oxides","volume":"46","author":"Wu","year":"2002","journal-title":"Solid-State Electron."},{"issue":"1","key":"10.1016\/j.micpro.2013.11.009_b0185","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1063\/1.1567461","article-title":"Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing","volume":"94","author":"Schroder","year":"2003","journal-title":"J. Appl. Phys."},{"key":"10.1016\/j.micpro.2013.11.009_b0190","unstructured":"S. Zafar, B. Lee, J. Stathis, A. Callegar, T. Ning, A model for negative bias temperature instability (NBTI) in oxide and high k pFETs, in: Int. Symposium on VLSI Technology, 2004."},{"issue":"1","key":"10.1016\/j.micpro.2013.11.009_b0195","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","article-title":"An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS","volume":"3","author":"Vangal","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.micpro.2013.11.009_b0200","doi-asserted-by":"crossref","unstructured":"S. Bell et al., TILE64 \u2013 processor: a 64-Core SoC with mesh interconnect, in: IEEE SSCC, 2008.","DOI":"10.1109\/ISSCC.2008.4523070"},{"issue":"5","key":"10.1016\/j.micpro.2013.11.009_b0205","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","article-title":"A 5-GHz mesh interconnect for a teraflops processor","volume":"27","author":"Hoskote","year":"2007","journal-title":"IEEE Micro"},{"key":"10.1016\/j.micpro.2013.11.009_b0210","doi-asserted-by":"crossref","unstructured":"B. Li, L.-S. Peh, P. Patra, Impact of process and temperature variations on network-on-chip design exploration, in: IEEE Int. Symposium on Networks-on-Chip (NOCS), 2008.","DOI":"10.1109\/NOCS.2008.4492731"},{"key":"10.1016\/j.micpro.2013.11.009_b0215","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"Binkert","year":"2011","journal-title":"ACM SIGARCH Comput. Architect. News Arch."},{"issue":"4","key":"10.1016\/j.micpro.2013.11.009_b0220","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","article-title":"The M5 simulator: modeling networked systems","volume":"26","author":"Binkert","year":"2006","journal-title":"IEEE Micro"},{"key":"10.1016\/j.micpro.2013.11.009_b0225","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset","author":"Martin","year":"2005","journal-title":"Comput. Architect. News (CAN)"},{"key":"10.1016\/j.micpro.2013.11.009_b0230","series-title":"GARNET: A Detailed Interconnection Network Model Inside a Full-system Simulation Framework, CE-P08-001","author":"Agarwal","year":"2008"},{"key":"10.1016\/j.micpro.2013.11.009_b0235","doi-asserted-by":"crossref","unstructured":"S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, N.P. Jouppi, McPAT: an integrated power, area, timing modeling framework for multicore and manycore architectures, in: IEEE\/ACM Int. Symposium on Microarchitecture (MICRO), 2009.","DOI":"10.1145\/1669112.1669172"},{"issue":"5","key":"10.1016\/j.micpro.2013.11.009_b0240","article-title":"HotSpot: a compact thermal modeling method for CMOS VLSI systems","volume":"14","author":"Huang","year":"2006","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (TVLSI)"},{"issue":"1","key":"10.1016\/j.micpro.2013.11.009_b0245","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/TDMR.2008.915629","article-title":"Compact modeling of MOSFET wearout mechanisms for circuit-reliability simulation","volume":"8","author":"Li","year":"2008","journal-title":"IEEE Trans. Dev. Mater. Reliab."},{"key":"10.1016\/j.micpro.2013.11.009_b0250","doi-asserted-by":"crossref","unstructured":"O. Khan, S. Kundu, A self-adaptive system architecture to address transistor aging, in: ACM\/IEEE Design Automation and Test in Europe Conf. (DATE), 2009.","DOI":"10.1109\/DATE.2009.5090637"},{"key":"10.1016\/j.micpro.2013.11.009_b0255","unstructured":"M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, S.W. Keckler, Running PARSection 2.1 on M5, Technical Report TR-09-32, The University of Texas at Austin, 2009."},{"key":"10.1016\/j.micpro.2013.11.009_b0260","doi-asserted-by":"crossref","unstructured":"L. Shang, L.-S. Peh, A. Kumar, N.K. Jha, Thermal modeling, characterization and management of on-chip networks, in: Int. Symp. Microarchitecture, 2004.","DOI":"10.1109\/MICRO.2004.35"},{"key":"10.1016\/j.micpro.2013.11.009_b0265","doi-asserted-by":"crossref","DOI":"10.1109\/TMC.2012.129","article-title":"HAPPE: human and application driven frequency scaling for processor power efficiency","author":"Yang","year":"2013","journal-title":"IEEE Trans. Mobile Comput."},{"key":"10.1016\/j.micpro.2013.11.009_b0270","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2010.2049045","article-title":"Designing heterogeneous embedded network-on-chip platforms with users in mind","author":"Chou","year":"2010","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113001956?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113001956?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T14:55:40Z","timestamp":1597071340000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933113001956"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["S0141933113001956"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2013.11.009","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2014,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Unified reliability estimation and management of NoC based chip multiprocessors","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2013.11.009","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}
