{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T20:32:51Z","timestamp":1723321971007},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100003382","name":"CREST","doi-asserted-by":"publisher","award":["4B176"],"id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005417","name":"Universiti Teknologi Malaysia","doi-asserted-by":"publisher","award":["00M75"],"id":[{"id":"10.13039\/501100005417","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1016\/j.mejo.2017.03.004","type":"journal-article","created":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T03:46:55Z","timestamp":1490932015000},"page":"81-93","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"special_numbering":"C","title":["Ping-lock round robin arbiter"],"prefix":"10.1016","volume":"63","author":[{"given":"Alireza","family":"Monemi","sequence":"first","affiliation":[]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[]},{"given":"Muhammad N.","family":"Marsono","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.mejo.2017.03.004_bib1","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1109\/90.769767","article-title":"The iSLIP scheduling algorithm for input-queued switches","volume":"7","author":"McKeown","year":"1999","journal-title":"IEEE\/ACM Trans. Netw."},{"issue":"1","key":"10.1016\/j.mejo.2017.03.004_bib2","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/40.748793","article-title":"Designing and implementing a fast crossbar scheduler","volume":"19","author":"Gupta","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/j.mejo.2017.03.004_bib3","unstructured":"Y. Li, S. Panwar, H.J. Chao, On the performance of a dual round-robin switch, in: Proceedings of the IEEE Twentieth Annual Joint Conference of the IEEE Computer and Communications Societies, (INFOCOM), vol. 3, 2001 pp. 1688\u20131697."},{"key":"10.1016\/j.mejo.2017.03.004_bib4","unstructured":"M.J. Adiletta, W. Wheeler, J. Redfield, D. Cutter, G. Wolrich, SRAM controller for parallel processor architecture including address and command queue and arbiter, US Patent 6,427,196, 2002."},{"key":"10.1016\/j.mejo.2017.03.004_bib5","doi-asserted-by":"publisher","unstructured":"J. Reed, N. Manjikian, A dual round-robin arbiter for split-transaction buses in system-on-chip implementations, in: Canadian Conference on Electrical and Computer Engineering, vol. 2, IEEE, 2004, pp. 835\u2013840.","DOI":"10.1109\/CCECE.2004.1345244"},{"issue":"1","key":"10.1016\/j.mejo.2017.03.004_bib6","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1016\/j.compeleceng.2006.08.005","article-title":"Arbiter synthesis approach for SoC multi-processor systems","volume":"34","author":"Zitouni","year":"2008","journal-title":"Comput. Electr. Eng."},{"key":"10.1016\/j.mejo.2017.03.004_bib7","unstructured":"D.U. Becker, Efficient Microarchitecture for Network-on-Chip Routers (Ph.D. thesis), Stanford University, Stanford, California, 2012."},{"key":"10.1016\/j.mejo.2017.03.004_bib8","series-title":"Microarchitecture of Network-on-Chip Routers: a Designer's Perspective","author":"Dimitrakopoulos","year":"2014"},{"key":"10.1016\/j.mejo.2017.03.004_bib9","doi-asserted-by":"publisher","unstructured":"E.S. Shin, V.J. Mooney III, G.F. Riley, Round-robin arbiter design and generation, in:\u00a0Proceedings of the 15th International Symposium on System Synthesis, ACM, 2002, pp. 243\u2013248.","DOI":"10.1145\/581199.581253"},{"key":"10.1016\/j.mejo.2017.03.004_bib10","doi-asserted-by":"publisher","unstructured":"H.J. Chao, C.H. Lam, X. Guo, A fast arbitration scheme for terabit packet switches, in: Global Telecommunications Conference (GLOBECOM'99), vol. 2, IEEE, 1999, pp. 1236\u20131243.","DOI":"10.1109\/GLOCOM.1999.829968"},{"key":"10.1016\/j.mejo.2017.03.004_bib11","doi-asserted-by":"publisher","unstructured":"S. Zheng, M. Yang, J. Blanton, P. Golla, D. Verchere, A simple and fast parallel round-robin arbiter for high-speed switch control and scheduling, in: Proceedings of the 45th Midwest Symposium on Circuits and Systems, (MWSCAS-2002), vol. 2, 2002, pp. 671\u2013674.","DOI":"10.1109\/MWSCAS.2002.1186951"},{"issue":"1","key":"10.1016\/j.mejo.2017.03.004_bib12","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/TPDS.2007.253283","article-title":"Algorithm-hardware codesign of fast parallel round-robin arbiters","volume":"18","author":"Zheng","year":"2007","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.mejo.2017.03.004_bib13","doi-asserted-by":"publisher","unstructured":"G. Dimitrakopoulos, N. Chrysos, K. Galanopoulos, Fast arbiters for on-chip network switches, in: IEEE International Conference on Computer Design (ICCD 2008), 2008, pp. 664\u2013670.","DOI":"10.1109\/ICCD.2008.4751932"},{"issue":"8","key":"10.1016\/j.mejo.2017.03.004_bib14","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1016\/j.mejo.2012.04.005","article-title":"Fast parallel prefix logic circuits for n2n round-robin arbitration","volume":"43","author":"Ugurdag","year":"2012","journal-title":"Microelectron. J."},{"issue":"10","key":"10.1016\/j.mejo.2017.03.004_bib15","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TC.2012.116","article-title":"Merged switch allocation and traversal in network-on-chip switches","volume":"62","author":"Dimitrakopoulos","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2017.03.004_bib16","series-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"10.1016\/j.mejo.2017.03.004_bib17","doi-asserted-by":"publisher","unstructured":"Y.-L. Lee, J.M. Jou, Y.-Y. Chen, A high-speed and decentralized arbiter design for NoC, in: 2009 IEEE\/ACS International Conference on Computer Systems and Applications, IEEE, 2009, pp. 350\u2013353.","DOI":"10.1109\/AICCSA.2009.5069347"},{"key":"10.1016\/j.mejo.2017.03.004_bib18","doi-asserted-by":"publisher","unstructured":"B. Zhao, Y. Zhang, J. Yang, A speculative arbiter design to enable high-frequency many-VC router in NoCs, in: Proceedings of the Seventh IEEE\/ACM International Symposium on Networks on Chip (NoCS), 2013, IEEE, 2013, pp. 1\u20138.","DOI":"10.1109\/NoCS.2013.6558415"},{"key":"10.1016\/j.mejo.2017.03.004_bib19","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1016\/j.vlsi.2014.11.002","article-title":"P2R2: parallel Pseudo-Round-Robin arbiter for high performance NoCs","volume":"50","author":"Bashizade","year":"2015","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.mejo.2017.03.004_bib20","doi-asserted-by":"publisher","unstructured":"M. Oveis-Gharan, G.N. Khan, Index-based Round-Robin Arbiter for NoC Routers, in: Proceedings of the\u00a02015 IEEE Computer Society Annual Symposium on VLSI, IEEE, 2015, pp. 62\u201367.","DOI":"10.1109\/ISVLSI.2015.27"},{"key":"10.1016\/j.mejo.2017.03.004_bib21","doi-asserted-by":"publisher","unstructured":"T. Han, D. Carlson, et al., Fast area-efficient VLSI adders, in: IEEE Proceedings of the 8th Symposium on Computer Arithmetic (ARITH), 1987, pp. 49\u201356.","DOI":"10.1109\/ARITH.1987.6158699"},{"issue":"8","key":"10.1016\/j.mejo.2017.03.004_bib22","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","article-title":"A parallel algorithm for the efficient solution of a general class of recurrence equations","volume":"100","author":"Kogge","year":"1973","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/j.mejo.2017.03.004_bib23","doi-asserted-by":"publisher","first-page":"831","DOI":"10.1145\/322217.322232","article-title":"Parallel prefix computation","volume":"27","author":"Ladner","year":"1980","journal-title":"J. ACM (JACM)"},{"key":"10.1016\/j.mejo.2017.03.004_bib24","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","article-title":"A regular layout for parallel adders","volume":"3","author":"Brent","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2017.03.004_bib25","unstructured":"C.E. Cummings, D. Mills, S. Golson, Asynchronous and synchronous reset design techniques-part deux, SNUG Boston 2003."},{"key":"10.1016\/j.mejo.2017.03.004_bib26","unstructured":"C. Kwok, P. Viswanathan, P. Yeung, Addressing the challenges of reset verification in SoC designs, 2015."},{"key":"10.1016\/j.mejo.2017.03.004_bib27","unstructured":"Z. Fu, X. Ling, The design and implementation of arbiters for Network-on-chips, in: Proceedings of the 2nd International Conference on Industrial and Information Systems (IIS), vol. 1, IEEE, 2010, pp. 292\u2013295."},{"issue":"6","key":"10.1016\/j.mejo.2017.03.004_bib28","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MM.2014.56","article-title":"The combined input-output queued crossbar architecture for high-radix on-chip switches","volume":"35","author":"Passas","year":"2015","journal-title":"IEEE Micro"},{"key":"10.1016\/j.mejo.2017.03.004_bib29","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/570836","article-title":"Low latency network-on-chip router microarchitecture using request masking technique","author":"Monemi","year":"2015","journal-title":"Int. J. Reconfig. Comput."},{"key":"10.1016\/j.mejo.2017.03.004_bib30","unstructured":"W. Snyder, P. Wasson, D. Galbi, Verilator-Convert Verilog code to C++\/SystemC, URL \u3008http:\/\/www.veripool.org\/wiki\/verilator\u3009, 2016."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269216304189?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269216304189?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,9,3]],"date-time":"2018-09-03T03:53:30Z","timestamp":1535946810000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269216304189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":30,"alternative-id":["S0026269216304189"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2017.03.004","relation":{},"ISSN":["0026-2692"],"issn-type":[{"value":"0026-2692","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Ping-lock round robin arbiter","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2017.03.004","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}
