{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T15:53:17Z","timestamp":1648828397481},"reference-count":37,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T00:00:00Z","timestamp":1078099200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[2004,3]]},"DOI":"10.1016\/j.jpdc.2003.09.007","type":"journal-article","created":{"date-parts":[[2004,3,16]],"date-time":"2004-03-16T05:24:27Z","timestamp":1079414667000},"page":"400-413","source":"Crossref","is-referenced-by-count":1,"title":["Array control for high-performance SIMD systems"],"prefix":"10.1016","volume":"64","author":[{"given":"Martin C.","family":"Herbordt","sequence":"first","affiliation":[]},{"given":"Jade","family":"Cravy","sequence":"additional","affiliation":[]},{"given":"Honghai","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"8","key":"10.1016\/j.jpdc.2003.09.007_BIB1","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/71.532113","article-title":"Issues in the design of high performance SIMD architectures","volume":"7","author":"Allen","year":"1996","journal-title":"IEEE Trans. Parallel Distrib. Systems"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB2","doi-asserted-by":"crossref","unstructured":"B. Bishop, Y. Zhang, K. Acken, M. Irwin, R. Owens, Three dimensional graphics algorithms on the micro-grain array processor-II, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 204\u2013208.","DOI":"10.1109\/CAMP.1997.632000"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB3","doi-asserted-by":"crossref","unstructured":"T. Blank, The MasPar MP-1 architecture, in: Proceedings of the 35th IEEE Computer Conference, 1990, pp. 20\u201324.","DOI":"10.1109\/CMPCON.1990.63648"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB4","unstructured":"M. Bolotski, Abacus: a reconfigurable bit-parallel architecture for early vision, Ph.D. Thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 1996."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB5","doi-asserted-by":"crossref","unstructured":"A. Broggi, et al., A dedicated image processor exploiting both spatial and instruction-level parallelism, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 106\u2013115.","DOI":"10.1109\/CAMP.1997.631909"},{"issue":"4","key":"10.1016\/j.jpdc.2003.09.007_BIB6","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/TPAMI.1986.4767808","article-title":"Extracting straight lines","volume":"PAMI-8","author":"Burns","year":"1986","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB7","unstructured":"J.H. Burrill, Using the GNU C++ Compiler to Generate Code for a Massively Parallel SIMD Processor, www.cs.umass.edu\/ burrill\/, 1993."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB8","unstructured":"V. Cantoni, C. Guerra (Eds.), Proceedings of Computer Architectures for Machine Perception, CAMP \u201900, IEEE Computer Society, Los Alamitos, CA, 2000."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB9","doi-asserted-by":"crossref","unstructured":"V. Cantoni, A. Petrosino, 2-d object recognition by structured neural networks in a pyramidal architecture, in: Proceedings of Computer Architectures for Machine Perception, 2000, pp. 81\u201386.","DOI":"10.1109\/CAMP.2000.875961"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB10","unstructured":"H. Chang, S. Ong, C. Lee, M. Sunwoo, T. Cho, A general purpose Slim-II image processor, in: Proceedings of Computer Architectures for Machine Perception \u201897, 1997, pp. 253\u2013259."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB11","unstructured":"ClearSpeed Technology, MTAP processor core, Technical Report 05-PO-1101 v2.4, ClearSpeed Technology, LTD, Stoke Gifford, Bristol, UK, 2002."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB12","unstructured":"M. DeFord, Test and integration environment for PCI coprocessor cards, Master's Thesis, Department of Electrical and Computer Engineering, University of Houston, 2001."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB13","doi-asserted-by":"crossref","unstructured":"D. Dulac, S. Guezguez, G. Bertrand, Parallel segmentation based on topology with the associative net model, in: Proceedings of Computer Architecture for Machine Perception, 2000, pp. 95\u2013103.","DOI":"10.1109\/CAMP.2000.875963"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB14","unstructured":"R. Dutta, Parallel dense depth maps from motion on the image understanding architecture, in: Proceedings of the 1993 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 1993, pp. 154\u2013159."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB15","doi-asserted-by":"crossref","unstructured":"T. Fountain, The design of highly-parallel image processing systems using nanoelectronic devices, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 210\u2013219.","DOI":"10.1109\/CAMP.1997.632005"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB16","doi-asserted-by":"crossref","unstructured":"Y. Fujita, S. Kyo, N. Yamashita, S. Okazaki, A 10 GIPS SIMD processor for PC-based real-time vision applications, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 22\u201332.","DOI":"10.1109\/CAMP.1997.631885"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB17","doi-asserted-by":"crossref","unstructured":"Y. Fujita, N. Yamashita, S. Okazaki, A 64 parallel integrated memory array processor and a 30 GIPS real-time vision system, in: Proceedings of Computer Architectures for Machine Perception, 1995, pp. 242\u2013249.","DOI":"10.1109\/CAMP.1995.521046"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB18","doi-asserted-by":"crossref","DOI":"10.1109\/92.486079","article-title":"System design for pixel parallel image processing","volume":"4","author":"Gealow","year":"1996","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB19","unstructured":"L. Grate, M. Diekhans, D. Dahle, R. Hughey, Sequence analysis with the Kestrel SIMD parallel processor, in: Pacific Symposium on Biocomputing, 2001, pp. 323\u2013334."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB20","unstructured":"M.C. Herbordt, The evaluation of massively parallel array architectures, Ph.D. Thesis, Dept. of Comp. Sci., U. of Mass. (also TR95-07), 1994."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB21","doi-asserted-by":"crossref","unstructured":"M.C. Herbordt, A. Anand, O. Kidwai, R. Sam, C.C. Weems, Processor\/memory\/array size tradeoffs in the design of SIMD arrays for a spatially mapped workload, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 12\u201321.","DOI":"10.1109\/CAMP.1997.631884"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB22","unstructured":"M.C. Herbordt, J.H. Burrill, C.C. Weems, Making a data-parallel language portable for massively parallel array computers, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 160\u2013169."},{"issue":"2","key":"10.1016\/j.jpdc.2003.09.007_BIB23","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1006\/jpdc.1999.1602","article-title":"A system for evaluating performance and cost of SIMD array designs","volume":"60","author":"Herbordt","year":"2000","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB24","unstructured":"M.C. Herbordt, C.C. Weems, Experimental analysis of some SIMD array memory hierarchies, in: Proceedings of 1995 International Conference on Parallel Processing, Vol. 1, Architecture, 1995, pp. 210\u2013214."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB25","series-title":"The Connection Machine","author":"Hillis","year":"1985"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB26","unstructured":"M. Ishikawa, K. Ogawa, T. Komuro, I. Ishii, A CMOS vision chip with SIMD processing element array for 1ms image processing, in: Proceedings IEEE International Solid-State Circuits Conference, 1999, pp. 206\u2013207."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB27","series-title":"Morphological Image Processing: Architecture and VLSI Design","author":"Jonker","year":"1992"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB28","doi-asserted-by":"crossref","unstructured":"P. Jonker, J. Vogelbruch, The CC\/IPP, an MIMD-SIMD architecture for image processing and pattern recognition, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 33\u201339.","DOI":"10.1109\/CAMP.1997.631887"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB29","doi-asserted-by":"crossref","unstructured":"T. Komuro, I. Ishii, M. Ishikawa, A. Yoshida, High speed target tracking vision chip, in: Proceedings of Computer Architectures for Machine Perception, 2000, pp. 48\u201356.","DOI":"10.1109\/CAMP.2000.875958"},{"issue":"1","key":"10.1016\/j.jpdc.2003.09.007_BIB30","article-title":"IMAP-CE","volume":"43","author":"Kyo","year":"2002","journal-title":"NEC Res. Develop."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB31","unstructured":"R. McConnell, Massively parallel SIMD computing on a single chip, in: Proceedings of the 11th HOT Chips Symposium, 1999."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB32","doi-asserted-by":"crossref","unstructured":"R.M. Owens, M.J. Irwin, C. Nagendra, R.S. Bajwa, Computer vision on the MGAP, in: Proceedings of Comp. Arch. for Machine Perception, 1993, pp. 337\u2013341.","DOI":"10.1109\/CAMP.1993.622489"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB33","unstructured":"W. Robinson, D. Wills, Design of an integrated focal plane architecture for efficient image processing, in: Proceedings of International Conference on Parallel and Distributed Computing Systems, 2002."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB34","unstructured":"C.C. Weems (Ed.), Proceedings of Computer Architectures for Machine Perception, CAMP \u201997, IEEE Computer Society, Los Alamitos, CA, 1997."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB35","series-title":"Parallel Architectures and Algorithms for Image Understanding","article-title":"The image understanding architecture and its programming environment","author":"Weems","year":"1991"},{"key":"10.1016\/j.jpdc.2003.09.007_BIB36","doi-asserted-by":"crossref","DOI":"10.1016\/0743-7315(91)90067-J","article-title":"The DARPA image understanding benchmark for parallel computers","volume":"11","author":"Weems","year":"1991","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/j.jpdc.2003.09.007_BIB37","unstructured":"Xilinx, Inc, Virtex-II Pro Platform FPGA User Guide, Xilinx, Inc., San Jose, CA, 2002."}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731503001746?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731503001746?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,14]],"date-time":"2019-02-14T12:21:27Z","timestamp":1550146887000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0743731503001746"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,3]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,3]]}},"alternative-id":["S0743731503001746"],"URL":"https:\/\/doi.org\/10.1016\/j.jpdc.2003.09.007","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[2004,3]]}}}
